

PIC18FXX8 DATA SHEET

**High Performance 28-Pin/40-Pin
Microcontrollers with CAN**

Devices included:

- **PIC18F258**
- **PIC18F458**
- **PIC18F248**
- **PIC18F448**



MICROCHIP

PIC18FXX8
Data Sheet

High Performance 28-Pin/40-Pin
Microcontrollers with CAN

Note the following details of the code protection feature on PICmicro® MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable”.
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks


The Microchip name and logo, the Microchip logo, PIC, PICmicro, PICMASTER, PICSTART, PRO MATE, KEELOQ, SEEVAL, MPLAB and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


Total Endurance, ICSP, In-Circuit Serial Programming, Filter-Lab, MXDEV, microID, *FlexROM*, *fuzzyLAB*, MPASM, MPLINK, MPLIB, PICC, PICDEM, PICDEM.net, ICEPIC, Migratable Memory, FanSense, ECONOMONITOR, Select Mode and microPort are trademarks of Microchip Technology Incorporated in the U.S.A.

Serialized Quick Term Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2001, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

 Printed on recycled paper.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



PIC18FXX8

High Performance 28-Pin/40-Pin Microcontrollers with CAN

High Performance RISC CPU:

- C compiler optimized architecture instruction set
- Linear program memory addressing up to 32 Kbytes
- Linear data memory addressing to 4 Kbytes

Device	Program Memory		On-Chip RAM (bytes)	On-Chip EEPROM (bytes)
	On-Chip			
	FLASH (bytes)	# Single Word Instructions		
PIC18F258	32K	16384	1536	256
PIC18F458	32K	16384	1536	256
PIC18F248	16K	8192	768	256
PIC18F448	16K	8192	768	256

- Up to 10 MIPS operation
- DC - 40 MHz clock input
- 4 MHz - 10 MHz osc/clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- Priority levels for interrupts
- 8 x 8 Single Cycle Hardware Multiplier.

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Four external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option - Timer1/Timer3
- Capture/Compare/PWM (CCP) modules
CCP pins can be configured as:
 - Capture input: 16-bit, max resolution 6.25 ns
 - Compare is 16-bit, max resolution 100 ns (T_{CY})
 - PWM output: PWM resolution is 1- to 10-bit.
Max. PWM freq. @: 8-bit resolution = 156 kHz
10-bit resolution = 39 kHz
- Enhanced CCP module which has all the features of the standard CCP module, but also has the following features for advanced motor control:
 - 1, 2, or 4 PWM outputs
 - Selectable PWM polarity
 - Programmable PWM deadtime
 - Auto shut-down

Peripheral Features (continued):

- Master Synchronous Serial Port (MSSP) with two modes of operation:
 - 3-wire SPI™ (supports all 4 SPI modes)
 - I²C™ Master and Slave mode
- Addressable USART module: supports Interrupt-on-Address bit

Advanced Analog Features:

- 10-bit Analog-to-Digital Converter module (A/D) with:
 - Fast sampling rate
 - Conversion available during SLEEP
 - DNL = ±1 LSB, INL = ±1 LSB
 - Up to 8 channels available
- Analog Comparator module:
 - 2 Comparators
 - Programmable input and output multiplexing
- Comparator Voltage Reference module
- Programmable Low Voltage Detection (LVD) module
 - Supports Interrupt-on-Low Voltage Detection
- Programmable Brown-out Reset (BOR)

Special Microcontroller Features:

- 100,000 erase/write cycle Enhanced FLASH program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical

CAN bus Module Features:

- Message bit rates up to 1 Mbps
- Conforms to CAN 2.0B ACTIVE Spec with:
 - 29-bit Identifier Fields
 - 8-byte message length
- 3 Transmit Message Buffers with prioritization
- 2 Receive Message Buffers
- 6 full 29-bit Acceptance Filters
- Prioritization of Acceptance Filters
- Multiple Receive Buffers for High Priority Messages to prevent loss due to overflow
- Advanced Error Management Features

PIC18FXX8


Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT), and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options, including:
 - 4X Phase Locked Loop (of primary oscillator)
 - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming™ (ICSP™) via two pins

FLASH Technology:

- Low power, high speed Enhanced FLASH technology
- Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption

Pin Diagrams



PIC18FXX8

Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	17
3.0	Reset	25
4.0	Memory Organization	37
5.0	Data EEPROM Memory	61
6.0	FLASH Program Memory	65
7.0	8 X 8 Hardware Multiplier	75
8.0	Interrupts	77
9.0	I/O Ports	91
10.0	Parallel Slave Port	105
11.0	Timer0 Module	109
12.0	Timer1 Module	112
13.0	Timer2 Module	115
14.0	Timer3 Module	117
15.0	Capture/Compare/PWM (CCP) Modules	121
16.0	Enhanced Capture/Compare/PWM(ECCP) Modules	129
17.0	Master Synchronous Serial Port (MSSP) Module	143
18.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	173
19.0	CAN Module	189
20.0	Compatible 10-bit Analog-to-Digital Converter (A/D) Module	233
21.0	Comparator Module	241
22.0	Comparator Voltage Reference Module	247
23.0	Low Voltage Detect	251
24.0	Special Features of the CPU	255
25.0	Instruction Set Summary	273
26.0	Development Support	315
27.0	Electrical Characteristics	321
28.0	DC and AC Characteristics Graphs and Tables	351
29.0	Packaging Information	353
Appendix A:	Data Sheet Revision History	361
Appendix B:	Device Differences	361
Appendix C:	Device Migrations	362
Appendix D:	Migrating from other PICmicro® Devices	362
Appendix E:	Development Tool Version Requirements	363
	Index	365
	On-Line Support	375
	Reader Response	376
	Product Identification System	377

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@mail.microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

<http://www.microchip.com>

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; <http://www.microchip.com>
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

PIC18FXX8

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following four devices:

1. PIC18F258
2. PIC18F458
3. PIC18F448
4. PIC18F248

The PIC18F248 and PIC18F258 are available in 28-pin SPDIP and SOIC packages. The PIC18F458 and PIC18F448 are available in 40-pin PSDIP, 44-pin TQFP and 44-pin PLCC packages.

An overview of features is shown in Table 1-1.

The following two figures are device block diagrams sorted by pin count: 28-pin for Figure 1-1. and 40-pin for Figure 1-2.

TABLE 1-1: PIC18F258/458 DEVICE FEATURES


Features			PIC18F258	PIC18F458
Operating Frequency			DC - 40 MHz	DC - 40 MHz
Program Memory	Internal	Bytes	32K	32K
		# of Single word Instructions	16384	16384
Data Memory (Bytes)			1536	1536
Data EEPROM Memory (Bytes)			256	256
Interrupt Sources			17	21
I/O Ports			Ports A – C	Ports A – E
Timers			4	4
Capture/Compare/PWM Modules			1	1
Enhanced Capture/Compare/PWM Modules			-	1
Serial Communications			MSSP, CAN Addressable USART	MSSP, CAN Addressable USART
Parallel Communications			-	Yes
10-bit Analog-to-Digital Module			5 input channels	8 input channels
Analog Comparators			-	2
Analog Comparators VREF Output			-	Yes
RESETS (and Delays)			POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)
Programmable Low Voltage Detect			Yes	Yes
Programmable Brown-out Reset			Yes	Yes
CAN Module			Yes	Yes
In-Circuit Serial Programming™ (ICSP™)			Yes	Yes
Instruction Set			75 Instructions	75 Instructions
Packages			28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin PLCC 44-pin TQFP

PIC18FXX8

TABLE 1-2: PIC18F248/448 DEVICE FEATURES

Features			PIC18F248	PIC18F448
Operating Frequency			DC - 40 MHz	DC - 40 MHz
Program Memory	Internal	Bytes	16K	16K
		# of Single word Instructions	8192	8192
Data Memory (Bytes)			768	768
Data EEPROM Memory (Bytes)			256	256
Interrupt Sources			17	21
I/O Ports			Ports A – C	Ports A – E
Timers			4	4
Capture/Compare/PWM Modules			1	1
Enhanced Capture/Compare/PWM Modules			-	1
Serial Communications			MSSP, CAN Addressable USART	MSSP, CAN Addressable USART
Parallel Communications			-	Yes
10-bit Analog-to-Digital Module			5 input channels	8 input channels
Analog Comparators			-	2
Analog Comparators VREF Output			-	Yes
RESETS (and Delays)			POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)
Programmable Low Voltage Detect			Yes	Yes
Programmable Brown-out Reset			Yes	Yes
CAN Module			Yes	Yes
In-Circuit Serial Programming (ICSP™)			Yes	Yes
Instruction Set			75 Instructions	75 Instructions
Packages			28-pin SPDIP 28-pin SOIC	40-pin PDIP 44-pin PLCC 44-pin TQFP

FIGURE 1-1: PIC18F248/258 BLOCK DIAGRAM



PIC18FXX8

FIGURE 1-2: PIC18F458/448 BLOCK DIAGRAM




TABLE 1-3: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
MCLR/VPP MCLR	1	1	1	18	2	I	ST	Master Clear (Reset) input. This pin is an active low RESET to the device. Programming voltage input.
VPP						P		
NC	—	—	—	33, 12, 13	17	—	—	These pins should be left unconnected.
OSC1/CLKI OSC1	9	9	13	30	14	I	CMOS/ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
CLKI						I	CMOS	
OSC2/CLKOUT OSC2	10	10	14	31	15	O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin.
CLKOUT						O	—	

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I = Input
 P = Power
 CMOS = CMOS compatible input or output
 Analog = Analog input
 O = Output
 OD = Open Drain (no P diode to VDD)

PIC18FXX8

TABLE 1-3: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
RA0/AN0/CVREF RA0 AN0 CVREF	2	2	2	19	3	I/O I O	TTL Analog Analog	PORTA is a bi-directional I/O port. Digital I/O. Analog input 0. Comparator Voltage reference output.
RA1/AN1 RA1 AN1	3	3	3	20	4	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF- RA2 AN2 VREF-	4	4	4	21	5	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (Low) input.
RA3/AN3/VREF+ RA3 AN3 VREF+	5	5	5	22	6	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (High) input.
RA4/T0CKI RA4 T0CKI	6	6	6	23	7	I/O I	ST/OD ST	Digital I/O – Open drain when configured as output. Timer0 external clock input.
RA5/AN4/SS/LVDIN RA5 AN4 SS LVDIN	7	7	7	24	8	I/O I I I	TTL Analog ST Analog	Digital I/O. Analog input 4. SPI slave select input. Low voltage detect input.
RA6/OSC2/CLKOUT RA6 OSC2/CLKOUT	10	10	14	31	15	I/O O	TTL	Digital I/O. Oscillator Clock Output.

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I = Input
 P = Power

CMOS = CMOS compatible input or output
 Analog = Analog input
 O = Output
 OD = Open Drain (no P diode to V_{DD})

PIC18FXX8

TABLE 1-3: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
RB0/INT0 RB0 INT0	21	21	33	8	36	I/O I	TTL ST	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs. Digital I/O. External interrupt 0.
RB1/INT1 RB1 INT1	22	22	34	9	37	I/O I	TTL ST	Digital I/O. External interrupt 1.
RB2/CANTX RB2 CANTX	23	23	35	10	38	I/O O	TTL TTL	Digital I/O. Transmit Signal for CAN bus.
RB3/CANRX RB3 CANRX	24	24	36	11	39	I/O I	TTL TTL	Digital I/O. Receive Signal for CAN bus.
RB4	25	25	37	14	41	I/O	TTL	Digital I/O. Interrupt-on-change pin.
RB5/PGM RB5 PGM	26	26	38	15	42	I/O I	TTL ST	Digital I/O. Interrupt-on-change pin. Low voltage ICSP programming enable.
RB6/PGC RB6 PGC	27	27	39	16	43	I/O I	TTL ST	Digital I/O. In-circuit Debugger pin. Interrupt-on-change pin. ICSP programming clock.
RB7/PGD RB7 PGD	28	28	40	17	44	I/O I/O	TTL ST	Digital I/O. In-circuit Debugger pin. Interrupt-on-change pin. ICSP programming data.

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I = Input
 P = Power

CMOS = CMOS compatible input or output
 Analog = Analog input
 O = Output
 OD = Open Drain (no P diode to VDD)

PIC18FXX8

TABLE 1-3: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
RC0/T1OSO/T1CKI RC0 T1OSO T1CKI	11	11	15	32	16	I/O O I	ST — ST	PORTC is a bi-directional I/O port. Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI RC1 T1OSI	12	12	16	35	18	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	13	13	17	36	19	I/O I/O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	14	14	18	37	20	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RC4/SDI/SDA RC4 SDI SDA	15	15	23	42	25	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	16	16	24	43	26	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	17	17	25	44	27	I/O O I/O	ST — ST	Digital I/O. USART asynchronous transmit. USART synchronous clock (see RX/DT).
RC7/RX/DT RC7 RX DT	18	18	26	1	29	I/O I I/O	ST ST ST	Digital I/O. USART asynchronous receive. USART synchronous data (see TX/CK).

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open Drain (no P diode to VDD)

PIC18FXX8

TABLE 1-3: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
RD0/PSP0/C1IN+	—	—	19	38	21	I/O	ST	PORTD is a bi-directional I/O port. These pins have TTL input buffers when external memory is enabled. Digital I/O. Parallel slave port data. Comparator 1 Input.
RD0					I/O	TTL		
PSP0					I	Analog		
C1IN+								
RD1/PSP1/C1IN-	—	—	20	39	22	I/O	ST	
RD1					I/O	TTL		
PSP1					I	Analog		
C1IN-								
RD2/PSP2/C2IN+	—	—	21	40	23	I/O	ST	Digital I/O. Parallel slave port data. Comparator 2 Input.
RD2					I/O	TTL		
PSP2					I	Analog		
C2IN+								
RD3/PSP3/C2IN-	—	—	22	41	24	I/O	ST	
RD3					I/O	TTL		
PSP3					I	Analog		
C2IN-								
RD4/PSP4/ECCP1/P1A	—	—	27	2	30	I/O	ST	Digital I/O. Parallel slave port data. ECCP1 capture/compare. ECCP1 PWM output A.
RD4					I/O	TTL		
PSP4					I/O	ST		
ECCP1					O	—		
P1A					O	—		
RD5/PSP5/P1B	—	—	28	3	31	I/O	ST	Digital I/O. Parallel slave port data. ECCP1 PWM output B.
RD5					I/O	TTL		
PSP5					O	—		
P1B					O	—		
RD6/PSP6/P1C	—	—	29	4	32	I/O	ST	Digital I/O. Parallel slave port data. ECCP1 PWM output C.
RD6					I/O	TTL		
PSP6					O	—		
P1C					O	—		
RD7/PSP7/P1D	—	—	30	5	33	I/O	ST	Digital I/O. Parallel slave port data. ECCP1 PWM output D.
RD7					I/O	TTL		
PSP7					O	—		
P1D					O	—		

Legend: TTL = TTL compatible input
 ST = Schmitt Trigger input with CMOS levels
 I = Input
 P = Power

CMOS = CMOS compatible input or output
 Analog = Analog input
 O = Output
 OD = Open Drain (no P diode to VDD)

PIC18FXX8

TABLE 1-3: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number					Pin Type	Buffer Type	Description
	PIC18F248/258		PIC18F448/458					
	SPDIP	SOIC	PDIP	QFP	PLCC			
RE0/ $\overline{\text{RD}}$ /AN5 RE0 RD AN5	—	—	8	25	9	I/O I I	ST TTL Analog	<p>PORTE is a bi-directional I/O port.</p> <p>Digital I/O. Read control for parallel slave port (see $\overline{\text{WR}}$ and $\overline{\text{CS}}$ pins). Analog input 5.</p>
RE1/ $\overline{\text{WR}}$ /C1OUT/AN6 RE1 WR C1OUT AN6	—	—	9	26	10	I/O I O I	ST TTL Analog Analog	<p>Digital I/O. Write control for parallel slave port (see $\overline{\text{CS}}$ and $\overline{\text{RD}}$ pins). Comparator 1 Output. Analog input 6.</p>
RE2/ $\overline{\text{CS}}$ /C2OUT/AN7 RE2 CS C2OUT AN7	—	—	10	27	11	I/O I O I	ST TTL Analog Analog	<p>Digital I/O. Chip select control for parallel slave port (see $\overline{\text{RD}}$ and $\overline{\text{WR}}$). Comparator 2 Output. Analog input 7.</p>
ICDCLK	—	—	—	—	40	I		In-circuit debugger clock.
ICDDATA	—	—	—	—	28	I/O		In-circuit debugger data.
$\overline{\text{DBGMCLR}}$ /VPP	—	—	—	—	1	I		In-circuit debugger $\overline{\text{MCLR}}$.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input

P = Power

CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

OD = Open Drain (no P diode to V_{DD})

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18FXX8 can be operated in one of eight oscillator modes, programmable by three configuration bits (FOSC2, FOSC1, and FOSC0).

1. LP Low Power Crystal
2. XT Crystal/Resonator
3. HS High Speed Crystal/Resonator
4. HS4 High Speed Crystal/Resonator with PLL enabled
5. RC External Resistor/Capacitor
6. RCIO External Resistor/Capacitor with I/O pin enabled
7. EC External Clock
8. ECIO External Clock with I/O pin enabled


2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HS4 (PLL) oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections. An external clock source may also be connected to the OSC1 pin, as shown in Figure 2-3 and Figure 2-4.

The PIC18FXX8 oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



PIC18FXX8

TABLE 2-1: CERAMIC RESONATORS

Ranges Tested:			
Mode	Freq	OSC1	OSC2
XT	455 kHz	68 - 100 pF	68 - 100 pF
	2.0 MHz	15 - 68 pF	15 - 68 pF
	4.0 MHz	15 - 68 pF	15 - 68 pF
HS	8.0 MHz	10 - 68 pF	10 - 68 pF
	16.0 MHz	10 - 22 pF	10 - 22 pF
	20.0 MHz	TBD	TBD
	25.0 MHz	TBD	TBD
HS+PLL	4.0 MHz	TBD	TBD
	8.0 MHz	10 - 68 pF	10 - 68 pF
	10.0 MHz	TBD	TBD
These values are for design guidance only. See notes on this page.			
Resonators Used:			
455 kHz	Panasonic EFO-A455K04B	± 0.3%	
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%	
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%	
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%	
16.0 MHz	Murata Erie CSA16.00MX	± 0.5%	
All resonators used did not have built-in capacitors.			

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32.0 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1.0 MHz	15 pF	15 pF
	4.0 MHz	15 pF	15 pF
HS	4.0 MHz	15 pF	15 pF
	8.0 MHz	15-33 pF	15-33 pF
	20.0 MHz	15-33 pF	15-33 pF
	25.0 MHz	TBD	TBD
HS+PLL	4.0 MHz	15 pF	15 pF
	8.0 MHz	15-33 pF	15-33 pF
	10.0 MHz	TBD	TBD
These values are for design guidance only. See notes on this page.			
Crystals Used			
32.0 kHz	Epson C-001R32.768K-A	± 20 PPM	
200 kHz	STD XTL 200.000KHz	± 20 PPM	
1.0 MHz	ECS ECS-10-13-1	± 50 PPM	
4.0 MHz	ECS ECS-40-20-1	± 50 PPM	
8.0 MHz	EPSON CA-301 8.000M-C	± 30 PPM	
20.0 MHz	EPSON CA-301 20.000M-C	± 30 PPM	


- Note 1:** Recommended values of C1 and C2 are identical to the ranges tested (Table 2-1).
- 2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- 3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4:** Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.

2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (R_{EXT}) and capacitor (C_{EXT}) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low C_{EXT} values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-2 shows how the RC combination is connected.

In the RC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

FIGURE 2-2: RC OSCILLATOR MODE




The RCIO oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin.

2.4 External Clock Input

The EC and ECIO oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.


In the EC oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



The ECIO oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. Figure 2-4 shows the pin connections for the ECIO oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.5 HS4 (PLL)

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.


The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC2:FOSC0 configuration bits. The oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out referred to as T_{PLL}.

PIC18FXX8

FIGURE 2-5: PLL BLOCK DIAGRAM



2.6 Oscillator Switching Feature


The PIC18FXX8 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18FXX8 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a low power execution mode. Figure 2-6 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration register, CONFIG1H, to a '0'. Clock switching is disabled in an erased device. See Section 9.0 for further details of the Timer1 oscillator. See Section 24.0 for Configuration Register details.

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON register), controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator selected by the FOSC2:FOSC0 configuration bits. When the SCS bit is set, the system clock source comes from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET.

Note: The Timer1 oscillator must be enabled to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator continues to be the system clock source.

FIGURE 2-6: DEVICE CLOCK SOURCES



REGISTER 2-1: OSCCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
-	-	-	-	-	-	-	SCS
bit 7							bit 0

bit 7-1 **Unimplemented:** Read as '0'

bit 0 **SCS:** System Clock Switch bit

when $\overline{\text{OSCSSEN}}$ configuration bit = '0' and T1OSCSSEN bit is set:

1 = Switch to Timer1 Oscillator/Clock pin

0 = Use primary Oscillator/Clock input pin

when $\overline{\text{OSCSSEN}}$ is clear or T1OSCSSEN is clear:

bit is forced clear

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8

2.6.2 OSCILLATOR TRANSITIONS

The PIC18FXX8 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

Figure 2-7 shows a timing diagram indicating the transition from the main oscillator to the Timer1 oscillator. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.

The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.

If the main oscillator is configured for an external crystal (HS, XT, LP), the transition will take place after an oscillator start-up time (T_{OST}) has occurred. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT, and LP modes is shown in Figure 2-8.

FIGURE 2-7: TIMING DIAGRAM FOR TRANSITION FROM OSC1 TO TIMER1 OSCILLATOR





FIGURE 2-8: TIMING DIAGRAM FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS, XT, LP)



2.7 Effects of SLEEP Mode on the On-Chip Oscillator

When the device executes a `SLEEP` instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

2.8 Power-up Delays

Power-up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in

RESET until the device power supply and clock are stable. For additional information on RESET operation, see Section 3.0 RESET.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of TPWRT (parameter #D033) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS4 oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: the PWRT time-out is invoked after a POR time delay has expired, then the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional time-out. This time is called TPLL (parameter #7) to allow the PLL ample time to lock to the incoming clock frequency.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating	Configured as PORTA, bit 6
EC	Floating	At logic low
LP, XT, and HS	Feedback inverter disabled, at quiescent voltage level	Feedback inverter disabled, at quiescent voltage level

Note: See Table 3-1 in Section 3.0 RESET, for time-outs due to SLEEP and MCLR Reset.

3.0 RESET

The PIC18FXX8 differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- b) $\overline{\text{MCLR}}$ Reset during normal operation
- c) $\overline{\text{MCLR}}$ Reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (PBOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET"

state on Power-on Reset, $\overline{\text{MCLR}}$, WDT Reset, Brown-out Reset, $\overline{\text{MCLR}}$ Reset during SLEEP and by the RESET instruction.


Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, $\overline{\text{RI}}$, $\overline{\text{TO}}$, $\overline{\text{PD}}$, $\overline{\text{POR}}$ and $\overline{\text{BOR}}$ are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the on-chip RESET circuit is shown in Figure 3-1.

The Enhanced MCU devices have a $\overline{\text{MCLR}}$ noise filter in the $\overline{\text{MCLR}}$ Reset path. The filter will detect and ignore small pulses.

A WDT Reset does not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




PIC18FXX8

3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when a VDD rise is detected. To take advantage of the POR circuitry, connect the MCLR pin directly (or through a resistor) to VDD. This eliminates external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (refer to parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met. Brown-out Reset may be used to meet the voltage start-up condition.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33), only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit (PWRTEN in CONFIG2L register) is provided to enable/disable the PWRT.

The power-up time delay will vary from chip to chip due to VDD, temperature and process variation. See DC parameter #33 for details.

3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This additional delay ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HS4 modes and only on Power-on Reset or wake-up from SLEEP.

3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/programmed), or enable (if set), the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation resets the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will then be invoked and will keep the chip in RESET an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired, then OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXX8 device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all registers.

TABLE 3-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-up ⁽²⁾		Brown-out ⁽²⁾	Wake-up from SLEEP or Oscillator Switch
	PWRTEN = 0	PWRTEN = 1		
HS with PLL enabled ⁽¹⁾	72 ms + 1024Tosc + 2 ms	1024Tosc + 2 ms	72 ms + 1024Tosc + 2 ms	1024Tosc + 2 ms
HS, XT, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc
EC	72 ms	—	72 ms	—
External RC	72 ms	—	72 ms	—

Note 1: 2 ms = Nominal time required for the 4X PLL to lock.

Note 2: 72 ms is the nominal power-up timer delay.

REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
IPEN	—	—	RI	TO	PD	POR	BOR	
			bit 7					bit 0

TABLE 3-2: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

Condition	Program Counter	RCON Register	RI	TO	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	0 - - 1 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	0 - - u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	0 - - 0 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0 - - u uu11	u	u	u	1	1	u	1
Stack Underflow Reset during normal operation	0000h	0 - - u uu11	u	u	u	1	1	1	u
MCLR Reset during SLEEP	0000h	0 - - u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0 - - u 01uu	u	0	1	u	u	u	u
WDT Wake-up	PC + 2	u - - u 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	0 - - 1 11u0	1	1	1	u	0	u	u
Interrupt wake-up from SLEEP	PC + 2 ⁽¹⁾	u - - u 00uu	u	0	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

PIC18FXX8

FIGURE 3-3: TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ TIED TO V_{DD})




FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): CASE 1




FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP ($\overline{\text{MCLR}}$ NOT TIED TO V_{DD}): CASE 2




FIGURE 3-6: SLOW RISE TIME ($\overline{\text{MCLR}}$ TIED TO V_{DD})





FIGURE 3-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED ($\overline{\text{MCLR}}$ TIED TO V_{DD})



PIC18FXX8

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TOSU	248/258	448/458	- - - 0 0000	- - - 0 0000	- - - 0 uuuu ⁽³⁾
TOSH	248/258	448/458	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
TOSL	248/258	448/458	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
STKPTR	248/258	448/458	00-0 0000	00-0 0000	uu-u uuuu ⁽³⁾
PCLATU	248/258	448/458	- - - 0 0000	- - - 0 0000	- - - u uuuu
PCLATH	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
PCL	248/258	448/458	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	248/258	448/458	- - 00 0000	- - 00 0000	- - uu uuuu
TBLPTRH	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TABLAT	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
PRODH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	248/258	448/458	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INTCON2	248/258	448/458	1111 -1-1	1111 -1-1	uuuu -u-u ⁽¹⁾
INTCON3	248/258	448/458	11-0 0-00	11-0 0-00	uu-u u-uu ⁽¹⁾
INDF0	248/258	448/458	N/A	N/A	N/A
POSTINC0	248/258	448/458	N/A	N/A	N/A
POSTDEC0	248/258	448/458	N/A	N/A	N/A
PREINC0	248/258	448/458	N/A	N/A	N/A
PLUSW0	248/258	448/458	N/A	N/A	N/A
FSROH	248/258	448/458	- - - - 0000	- - - - 0000	- - - - uuuu
FSROL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	248/258	448/458	N/A	N/A	N/A
POSTINC1	248/258	448/458	N/A	N/A	N/A
POSTDEC1	248/258	448/458	N/A	N/A	N/A
PREINC1	248/258	448/458	N/A	N/A	N/A
PLUSW1	248/258	448/458	N/A	N/A	N/A

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
FSR1H	248/258	448/458	---- 0000	---- 0000	---- uuuu
FSR1L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
BSR	248/258	448/458	---- 0000	---- 0000	---- uuuu
INDF2	248/258	448/458	N/A	N/A	N/A
POSTINC2	248/258	448/458	N/A	N/A	N/A
POSTDEC2	248/258	448/458	N/A	N/A	N/A
PREINC2	248/258	448/458	N/A	N/A	N/A
PLUSW2	248/258	448/458	N/A	N/A	N/A
FSR2H	248/258	448/458	---- 0000	---- 0000	---- uuuu
FSR2L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	248/258	448/458	--x xxxx	--u uuuu	--u uuuu
TMR0H	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
T0CON	248/258	448/458	1111 1111	1111 1111	uuuu uuuu
OSCCON	248/258	448/458	---- --0	---- --0	---- --u
LVDCON	248/258	448/458	--00 0101	--00 0101	--uu uuuu
WDTCON	248/258	448/458	---- --0	---- --0	---- --u
RCON ⁽⁴⁾	248/258	448/458	0--1 11q0	0--1 qquu	u-u qquu
TMR1H	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	248/258	448/458	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	248/258	448/458	1111 1111	1111 1111	1111 1111
T2CON	248/258	448/458	-000 0000	-000 0000	-uuu uuuu
SSPBUF	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPADD	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
SSPCON1	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
SSPCON2	248/258	448/458	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset	Wake-up via WDT or Interrupt
				WDT Reset RESET Instruction Stack Resets	
ADRESH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	248/258	448/458	0000 00-0	0000 00-0	uuuu uu-u
ADCON1	248/258	448/458	00-- 0000	00-- 0000	uu-- uuuu
CCPR1H	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	248/258	448/458	--00 0000	--00 0000	--uu uuuu
ECCPR1H	-	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
ECCPR1L	-	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
ECCP1CON	-	448/458	0000 0000	0000 0000	0000 0000
ECCP1DEL	-	448/458	0000 0000	0000 0000	0000 0000
ECCPAS	-	448/458	0000 0000	0000 0000	0000 0000
CVRCON	-	448/458	0000 0000	0000 0000	uuuu uuuu
CMCON	-	448/458	0000 0000	0000 0000	uuuu uuuu
TMR3H	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	248/258	448/458	0000 0000	uuuu uuuu	uuuu uuuu
PSPCON	-	448/458	0000 ----	0000 ----	uuuu ----
SPBRG	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RCREG	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXREG	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXSTA	248/258	448/458	0000 -01x	0000 -01u	uuuu -uuu
RCSTA	248/258	448/458	0000 000x	0000 000u	uuuu uuuu
EEADR	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATA	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
EECON1	248/258	448/458	x0-0 x000	u0-0 u000	u0-0 u000
IPR3	248/258	448/458	1111 1111	1111 1111	uuuu uuuu
PIR3	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
PIE3	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
IPR2	248/258	448/458	-1-1 1111	-1-1 1111	-u-u uuuu
PIR2	248/258	448/458	-0-0 0000	-0-0 0000	-u-u uuuu ⁽¹⁾
PIE2	248/258	448/458	-0-0 0000	-0-0 0000	-u-u uuuu
IPR1	248/258	448/458	1111 1111	1111 1111	uuuu uuuu
PIR1	248/258	448/458	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'; q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset	Wake-up via WDT or Interrupt
				WDT Reset RESET Instruction Stack Resets	
PIE1	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TRISE	-	448/458	1111 -111	1111 -111	uuuu -uuu
TRISD	-	448/458	1111 1111	1111 1111	uuuu uuuu
TRISC	248/258	448/458	1111 1111	1111 1111	uuuu uuuu
TRISB	248/258	448/458	1111 1111	1111 1111	uuuu uuuu
TRISA ⁽⁵⁾	248/258	448/458	-111 1111 ⁽⁵⁾	-111 1111 ⁽⁵⁾	-uuu uuuu ⁽⁵⁾
LATE	-	448/458	---- -xxx	---- -uuu	---- -uuu
LATD	-	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATC	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA ⁽⁵⁾	248/258	448/458	-xxx xxxx ⁽⁵⁾	-uuu uuuu ⁽⁵⁾	-uuu uuuu ⁽⁵⁾
PORTE	-	448/458	---- -xxx	---- -000	---- -uuu
PORTD	-	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA ⁽⁵⁾	248/258	448/458	-x0x 0000 ⁽⁵⁾	-u0u 0000 ⁽⁵⁾	-uuu uuuu ⁽⁵⁾
TXERRCNT	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
RXERRCNT	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
COMSTAT	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
CIOCON	248/258	448/458	1000 ----	1000 ----	uuuu ----
BRGCON3	248/258	448/458	-0- -000	-0- -000	-u- -uuu
BRGCON2	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
BRGCON1	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
CANCON	248/258	448/458	xxxx xxx-	uuuu uu-	uuuu uu-
CANSTAT	248/258	448/458	xxx- xxx-	uuu- uu-	uuu- uu-
RXB0D7	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D6	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D5	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D4	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D3	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D1	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0D0	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0DLC	248/258	448/458	0xxx xxxx	0uuu uuuu	uuuu uuuu
RXB0EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

PIC18FXX8

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
RXB0EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0SIDL	248/258	448/458	xxxx x-xx	uuuu u-uu	uuuu u-uu
RXB0SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB0CON	248/258	448/458	000- 0000	000- 0000	uuu- uuuu
RXB1D7	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D6	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D5	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D4	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D3	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D1	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1D0	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1DLC	248/258	448/458	0xxx xxxx	0uuu uuuu	uuuu uuuu
RXB1EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1SIDL	248/258	448/458	xxxx x0xx	uuuu u0uu	uuuu uuuu
RXB1SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXB1CON	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TXB0D7	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D6	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D5	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D4	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D3	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D1	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0D0	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0DLC	248/258	448/458	0x00 xxxx	0u00 uuuu	uuuu uuuu
TXB0EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0SIDL	248/258	448/458	xxx0 x0xx	uuu0 u0uu	uuuu uuuu
TXB0SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB0CON	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TXB1D7	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D6	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D5	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', α = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TXB1D4	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D3	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D1	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1D0	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1DLC	248/258	448/458	0x00 xxxx	0u00 uuuu	uuuu uuuu
TXB1EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1SIDL	248/258	448/458	xxx0 x0xx	uuu0 u0uu	uuuu uuuu
TXB1SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB1CON	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
TXB2D7	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D6	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D5	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D4	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D3	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D2	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D1	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2D0	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2DLC	248/258	448/458	0x00 xxxx	0u00 uuuu	uuuu uuuu
TXB2EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2SIDL	248/258	448/458	xxx0 x0xx	uuu0 u0uu	uuuu uuuu
TXB2SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXB2CON	248/258	448/458	0000 0000	0000 0000	uuuu uuuu
RXM1EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM1EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM1SIDL	248/258	448/458	xxx- - -xx	uuu- - -uu	uuu- - -uu
RXM1SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXM0SIDL	248/258	448/458	xxx- - -xx	uuu- - -uu	uuu- - -uu
RXM0SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF5EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

PIC18FXX8

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Reset WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
RXF5SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF5SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF4SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF4SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF3SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF3SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF2EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF2EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF2SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF2SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF1EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF1EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF1SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF1SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF0EIDL	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF0EIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu
RXF0SIDL	248/258	448/458	xxx - x-xx	uuu - u-uu	uuu - u-uu
RXF0SIDH	248/258	448/458	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.

4.0 MEMORY ORGANIZATION

There are three memory blocks in Enhanced MCU devices. These memory blocks are:

- Enhanced FLASH Program Memory
- Data Memory
- EEPROM Data Memory

Each block has its own bus so that concurrent access can occur.

4.1 Program Memory Organization

The PIC18F258/458 devices have a 21-bit program counter that is capable of addressing the 2 Mbyte program memory space.

The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h. Figure 4-1 shows the diagram for program memory map and stack for the PIC18F258 and PIC18F458. Figure 4-2 shows the the diagram for the program memory map and stack for the PIC18F248 and PIC18F448.

4.1.1 INTERNAL PROGRAM MEMORY OPERATION

The PIC18F258 and the PIC18F458 have 32 Kbytes of internal Enhanced FLASH program memory. This means that the PIC18F258 and the PIC18F458 can store up to 16K of single word instructions. The PIC18F248 and PIC18F448 have 16 Kbytes of Enhanced FLASH program memory. This translates into 8192 single word instructions, which can be stored in the Program memory. Accessing a location between the physically implemented memory and the 2 Mbyte address will cause a read of all '0's (a NOP instruction).

PIC18FXX8

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F258/458





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18F248/448



4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a `PUSH`, `CALL` or `RCALL` instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a `RETURN`, `RETLW` or a `RETFIE` instruction. `PCLATU` and `PCLATH` are not affected by any of the return instructions.

The stack operates as a 31-word by 21-bit stack memory and a 5-bit stack pointer, with the stack pointer initialized to `00000b` after all RESETS. There is no RAM associated with stack pointer `00000b`. This is only a RESET value. During a `CALL` type instruction causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a `RETURN` type instruction causing a pop from the stack, the contents of the RAM location indicated by the `STKPTR` is transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the data on the top of the stack is readable and writable through SFR registers. Status bits indicate if the stack pointer is at or beyond the 31 levels provided.

4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, `TOSU`, `TOSH` and `TOSL` allow access to the contents of the stack location indicated by the `STKPTR` register. This allows users to implement a software stack, if necessary. After a `CALL`, `RCALL` or interrupt, the software can read the pushed value by reading the `TOSU`, `TOSH` and `TOSL` registers. These values can be placed on a user defined software stack. At return time, the software can replace the `TOSU`, `TOSH` and `TOSL` and do a return.

The user should disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

4.2.2 RETURN STACK POINTER (STKPTR)

The `STKPTR` register contains the stack pointer value, the `STKFUL` (stack full) status bit, and the `STKUNF` (stack underflow) status bits. Register 4-1 shows the `STKPTR` register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the `STKFUL` bit is set. The `STKFUL` bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full depends on the state of the `STVREN` (stack overflow RESET enable) configuration bit. Refer to Section 21.0 for a description of the device configuration bits. If `STVREN` is set (default), the 31st push will push the `(PC + 2)` value onto the stack, set the `STKFUL` bit, and reset the device. The `STKFUL` bit will remain set and the stack pointer will be set to 0.

If `STVREN` is cleared, the `STKFUL` bit will be set on the 31st push and the stack pointer will increment to 31. The 32nd push will overwrite the 31st push (and so on), while `STKPTR` remains at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the `STKUNF` bit, while the stack pointer remains at 0. The `STKUNF` bit will remain set until cleared in software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

PIC18FXX8

REGISTER 4-1: STKPTR - STACK POINTER REGISTER


R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKFUL	STKUNF	—	SP4	SP3	SP2	SP1	SP0	
bit 7								bit 0

- bit 7 **STKFUL:** Stack Full Flag bit
1 = Stack became full or overflowed
0 = Stack has not become full or overflowed
- bit 6 **STKUNF:** Stack Underflow Flag bit
1 = Stack underflow occurred
0 = Stack underflow did not occur
- bit 5 **Unimplemented:** Read as '0'
- bit 4-0 **SP4:SP0:** Stack Pointer Location bits

Note: Bit 7 and bit 6 need to be cleared following a Stack underflow or a Stack overflow.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



Note 1: No RAM associated with this address; always maintained '0's.

4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a `PUSH` instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. `TOSU`, `TOSH` and `TOSL` can then be modified to place a return address on the stack.

The `POP` instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These `RESETS` are enabled by programming the `STVREN` configuration bit. When the `STVREN` bit is disabled, a full or underflow condition will set the appropriate `STKFUL` or `STKUNF` bit, but not cause a device `RESET`. When the `STVREN` bit is enabled, a full or underflow condition will set the appropriate `STKFUL` or `STKUNF` bit and then cause a device `RESET`. The `STKFUL` or `STKUNF` bits are only cleared by the user software or a `POR`.

4.3 Fast Register Stack

A "fast return" option is available for interrupts and calls. A fast register stack is provided for the `STATUS`, `WREG` and `BSR` registers and is only one layer in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the fast register stack are then loaded back into the working registers if the `fast return` instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the `STATUS`, `WREG` and `BSR` registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a `fast call` instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

```
CALL SUB1, FAST ;STATUS, WREG, BSR
                ;SAVED IN FAST REGISTER
                ;STACK
                2
                2
SUB1            2
                2
                2
RETURN FAST    ;RESTORE VALUES SAVED
                ;IN FAST REGISTER STACK
```

4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the `PC<15:8>` bits and is not directly readable or writable. Updates to the PCH register may be performed through the `PCLATH` register. The upper byte is called PCU. This register contains the `PC<20:16>` bits and is not directly readable or writable. Updates to the PCU register may be performed through the `PCLATU` register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The `CALL`, `RCALL`, `GOTO` and program branch instructions write to the program counter directly. For these instructions, the contents of `PCLATH` and `PCLATU` are not transferred to the program counter.

The contents of `PCLATH` and `PCLATU` will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to `PCLATH` and `PCLATU` by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).


PIC18FXX8

4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the

instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.

FIGURE 4-4: CLOCK/INSTRUCTION CYCLE



4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), two cycles are required to complete the instruction (Example 4-2).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = '0'). Figure 4-1 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-1 shows how the instruction "GOTO 000006h" is encoded in the program memory. Program branch instructions that encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions by which the PC will be offset. Section 25.0 provides further details of the instruction set.

EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW




TABLE 4-1: INSTRUCTIONS IN PROGRAM MEMORY

Instruction	Opcode	Memory	Address
—			000007h
MOVLW 055h	0E55h	55h	000008h
		0Eh	000009h
GOTO 000006h	EF03h, F000h	03h	00000Ah
		EFh	00000Bh
		00h	00000Ch
		F0h	00000Dh
MOVFF 123h, 456h	C123h, F456h	23h	00000Eh
		C1h	00000Fh
		56h	000010h
		F4h	000011h
—			000012h

PIC18FXX8

4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX8 devices have 4 two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSB's set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 25.0 for further details of the instruction set.

4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before

executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

Warning: The LSB of PCL is fixed to a value of '0'. Hence, computed GOTO to an odd address is not possible.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored as 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to, program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 6.0.

EXAMPLE 4-3: TWO-WORD INSTRUCTIONS

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, execute 2-word instruction
1111 0100 0101 0110	; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes
1111 0100 0101 0110	; 2nd operand becomes NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-5 shows the data memory organization for the PIC18FXX8 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFR's are used for control and status of the controller and peripheral functions, while GPR's are used for data storage and scratch pad operations in the user's application. The SFR's start at the last location of Bank 15 (0xFFFF) and grow downwards. GPR's start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly, or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of the File Select Register (FSR). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the `MOVFF` instruction. The `MOVFF` instruction is a two-word/two-cycle instruction, that moves a value from one register to another.

To ensure that commonly used registers (SFR's and select GPR's) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly. Indirect addressing operates through the File Select Registers (FSR). The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPR's are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. Bank 15 (0xF00 to 0xFFFF) contains SFR's. All other banks of data memory contain GPR registers, starting with bank 0.

4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFR's) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-2.

The SFR's can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFR's are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-2 for addresses for the SFR's.

PIC18FXX8

FIGURE 4-5: DATA MEMORY MAP FOR PIC18F258/458





FIGURE 4-6: DATA MEMORY MAP FOR PIC18F248/448



PIC18FXX8

TABLE 4-2: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽²⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽²⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽²⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽²⁾	FBCh	ECCPR1H ⁽⁵⁾	F9Ch	—
FFBh	PCLATU	FDBh	PLUSW2 ⁽²⁾	FBBh	ECCPR1L ⁽⁵⁾	F9Bh	—
FFAh	PCLATH	FDAh	FSR2H	FBAh	ECCP1CON ⁽⁵⁾	F9Ah	—
FF9h	PCL	FD9h	FSR2L	FB9h	—	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL ⁽⁵⁾	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCPAS ⁽⁵⁾	F96h	TRISE ⁽⁵⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON ⁽⁵⁾	F95h	TRISD ⁽⁵⁾
FF4h	PRODH	FD4h	—	FB4h	CMCON ⁽⁵⁾	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDFCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON ⁽⁵⁾	F90h	—
FEFh	INDF0 ⁽²⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEeh	POSTINC0 ⁽²⁾	CEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0 ⁽²⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽⁵⁾
FECh	PREINC0 ⁽²⁾	FCCh	TMR2	FACH	TXSTA	F8Ch	LATD ⁽⁵⁾
FEBh	PLUSW0 ⁽²⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	CAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽²⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1 ⁽²⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽²⁾	FC5h	SSPCON2	FA5h	IPR3	F85h	—
FE4h	PREINC1 ⁽²⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE ⁽⁵⁾
FE3h	PLUSW1 ⁽²⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD ⁽⁵⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	—	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

2: This is not a physical register.

3: Contents of register are dependent on WIN2:WIN0 bits in CANCON register.

4: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register, due to the Microchip Header file requirement.

5: These registers are not implemented on the PIC18F248 and PIC18F258.

TABLE 4-2: SPECIAL FUNCTION REGISTER MAP (CONTINUED)

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	—	F5Fh	—	F3Fh	—	F1Fh	RXM1EIDL
F7Eh	—	F5Eh	CANSTATRO1 ⁽⁴⁾	F3Eh	CANSTATRO3 ⁽⁴⁾	F1Eh	RXM1EIDH
F7Dh	—	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	—	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	—	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	—	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	—	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	—	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	—	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	—	F2Fh	—	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTATRO2 ⁽⁴⁾	F2Eh	CANSTATRO4 ⁽⁴⁾	F0Eh	RXF3EIDH
F6Dh	RXB0D7 ⁽³⁾	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6 ⁽³⁾	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5 ⁽³⁾	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4 ⁽³⁾	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3 ⁽³⁾	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2 ⁽³⁾	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1 ⁽³⁾	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0 ⁽³⁾	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC ⁽³⁾	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL ⁽³⁾	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH ⁽³⁾	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL ⁽³⁾	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH ⁽³⁾	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON ⁽³⁾	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note: Shaded registers are available in Bank 15, while the rest are in Access Bank low.

Note 1: Unimplemented registers are read as '0'.

2: This is not a physical register.

3: Contents of register are dependent on WIN2:WIN0 bits in CANCON register.

4: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the CANSTAT register, due to the Microchip Header file requirement.

5: These registers are not implemented on the PIC18F248 and PIC18F258.

PIC18FXX8

TABLE 4-3: REGISTER FILE SUMMARY

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
FFFh	TOSU	—	—	—	Top-of-Stack Upper Byte (TOS<20:16>)				---0 0000	39	
FFEh	TOSH	Top-of-Stack High Byte (TOS<15:8>)								0000 0000	39
FFDh	TOSL	Top-of-Stack Low Byte (TOS<7:0>)								0000 0000	39
FFCh	STKPTR	STKFUL	STKUNF	—	Return Stack Pointer					00-0 0000	40
FFBh	PCLATU	—	—	bit21 ⁽²⁾	Holding Register for PC<20:16>					---0 0000	41
FFAh	PCLATH	Holding Register for PC<15:8>								0000 0000	41
FF9h	PCL	PC Low Byte (PC<7:0>)								0000 0000	41
FF8h	TBLPTRU	—	—	bit21 ⁽²⁾	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)					--00 0000	68
FF7h	TBLPTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)								0000 0000	68
FF6h	TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)								0000 0000	68
FF5h	TABLAT	Program Memory Table Latch								0000 0000	68
FF4h	PRODH	Product Register High Byte								xxxx xxxx	75
FF3h	PRODL	Product Register Low Byte								xxxx xxxx	75
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	79
FF1h	INTCON2	RBPÜ	INTEDG0	INTEDG1	—	—	TMR0IP	—	RBIP	111- -1-1	80
FF0h	INTCON3	—	INT1IP	—	—	INT1IE	—	—	INT1IF	-1-- 0--0	81
FEFh	INDF0	Uses contents of FSR0 to address data memory - value of FSR0 not changed (not a physical register)							n/a	57	
FEeh	POSTINC0	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register)							n/a	57	
FEDh	POSTDEC0	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)							n/a	57	
FECh	PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)							n/a	57	
FEBh	PLUSW0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register) - value of FSR0 offset by W							n/a	57	
FEAh	FSR0H	—	—	—	—	Indirect Data Memory Address Pointer 0 High			---x xxxx	57	
FE9h	FSR0L	Indirect Data Memory Address Pointer 0 Low Byte								xxxx xxxx	57
FE8h	WREG	Working Register								uuuu uuuu	57
FE7h	INDF1	Uses contents of FSR1 to address data memory - value of FSR1 not changed (not a physical register)							n/a	57	
FE6h	POSTINC1	Uses contents of FSR1 to address data memory - value of FSR1 post-incremented (not a physical register)							n/a	57	
FE5h	POSTDEC1	Uses contents of FSR1 to address data memory - value of FSR1 post-decremented (not a physical register)							n/a	57	
FE4h	PREINC1	Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register)							n/a	57	
FE3h	PLUSW1	Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register) - value of FSR1 offset by W							n/a	57	
FE2h	FSR1H	—	—	—	—	Indirect Data Memory Address Pointer 1 High			---x xxxx	57	
FE1h	FSR1L	Indirect Data Memory Address Pointer 1 Low Byte								xxxx xxxx	57
FE0h	BSR	—	—	—	—	Bank Select Register			---0 0000	56	

Legend: x = unknown, u = unchanged, - = unimplemented, a = value depends on condition

Note 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

Note 2: Bit21 of the TBLPTRU allows access to the device configuration bits.

Note 3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
FDfH	INDF2	Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register)							n/a	57	
FDEh	POSTINC2	Uses contents of FSR2 to address data memory - value of FSR2 post-incremented (not a physical register)							n/a	57	
FDDh	POSTDEC2	Uses contents of FSR2 to address data memory - value of FSR2 post-decremented (not a physical register)							n/a	57	
FDCh	PREINC2	Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register)							n/a	57	
FDBh	PLUSW2	Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) - value of FSR2 offset by W							n/a	57	
FDaH	FSR2H	—	—	—	—	Indirect Data Memory Address Pointer 2 High			---- xxxxx	57	
FD9h	FSR2L	Indirect Data Memory Address Pointer 2 Low Byte							xxxx xxxxx	57	
FD8h	STATUS	—	—	—	N	OV	Z	DC	C	---x xxxxx	59
FD7h	TMR0H	Timer0 Register High Byte							0000 0000	90	
FD6h	TMR0L	Timer0 Register Low Byte							xxxx xxxxx	90	
FD5h	TOCON	TMR0ON	TO8BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	109
FD4h	—	Unimplemented							—	—	
FD3h	OSCCON	—	—	—	—	—	—	SCS	----	0	21
FD2h	LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	--00 0101	252
FD1h	WDTCON	—	—	—	—	—	—	SWDTEN	----	0	264
FD0h	RCON	IPEN	—	—	RI	TO	PD	POR	BOR	0-1 11qq	60, 82
FCfH	TMR1H	Timer1 Register High Byte							xxxx xxxxx	90	
FCeH	TMR1L	Timer1 Register Low Byte							xxxx xxxxx	90	
FCdH	T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNĀ	TMR1CS	TMR1ON	0-00 0000	112
FCcH	TMR2	Timer2 Register							0000 0000	116	
FCbH	PR2	Timer2 Period Register							1111 1111	77	
FCaH	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	115
FC9h	SSPBUF	SSP Receive Buffer/Transmit Register							xxxx xxxxx	147	
FC8h	SSPADD	SSP Address Register in I ² C Slave mode. SSP Baud Rate Reload Register in I ² C Master mode.							0000 0000	153	
FC7h	SSPSTAT	SMP	CKE	D/Ā	P	S	R/W	UA	BF	0000 0000	144
FC6h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	145
FC5h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	146
FC4h	ADRESH	A/D Result Register High Byte							xxxx xxxxx	233	
FC3h	ADRESL	A/D Result Register Low Byte							xxxx xxxxx	233	
FC2h	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	233
FC1h	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	234
FC0h	—	Unimplemented							—	—	
FBfH	CCPR1H	Capture/Compare/PWM Register1 High Byte							xxxx xxxxx	122	
FBeH	CCPR1L	Capture/Compare/PWM Register1 Low Byte							xxxx xxxxx	122	
FBdH	CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	121
FBcH	ECCPR1H ⁽¹⁾	Enhanced Capture/Compare/PWM Register1 High Byte							xxxx xxxxx	129	
FBbH	ECCPR1L ⁽¹⁾	Enhanced Capture/Compare/PWM Register1 Low Byte							xxxx xxxxx	129	
FBAh	ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	129
FB7h	ECCP1DEL ⁽¹⁾	EPDC7	EPDC6	EPDC5	EPDC4	EPDC3	EPDC2	EPDC1	EPDC0	0000 0000	138
FB6h	ECCPAS ⁽¹⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	135
FB5h	CVRCON ⁽¹⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	247
FB4h	CMCON ⁽¹⁾	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	241
FB3h	TMR3H	Timer3 Register High Byte							xxxx xxxxx	90	
FB2h	TMR3L	Timer3 Register Low Byte							xxxx xxxxx	90	
FB1h	T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNĀ	TMR3CS	TMR3ON	0000 0000	117

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note
 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.
 2: Bit21 of the TBLPTRU allows access to the device configuration bits.
 3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

PIC18FXX8

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
FBoh	PSPCON ⁽¹⁾										
FAFh	SPBRG	USART1 Baud Rate Generator								0000 ---	106
FAEh	RCREG	USART1 Receive Register								0000 0000	175
FADh	TXREG	USART1 Transmit Register								0000 0000	181
FACh	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	179
FABh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000X	175
FAAh	—	Unimplemented								—	—
FA9	EEADR	EEPROM Address Register								xxxx xxxx	61
FA8h	EEDATA	EEPROM Data Register								xxxx xxxx	61
FA7h	EECON2	EEPROM Control Register2 (not a physical register)								xxxx xxxx	61
FA6h	EECON1	EEPGD	EEFS	—	FREE	WRERR	WREN	WR	RD	x0-0 x000	62
FA5h	IPR3	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP	1111 1111	88, 89
FA4h	PIR3	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF	0000 0000	83, 85
FA3h	PIE3	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE	0000 0000	86, 87
FA2h	IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP ⁽¹⁾	-1-1 1111	88, 89
FA1h	PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF ⁽¹⁾	-0-0 0000	83, 84
FA0h	PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE ⁽¹⁾	-0-0 0000	86, 87
F9Fh	IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	88
F9Eh	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	83
F9Dh	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	86
F9Ch	—	Unimplemented								—	—
F9Bh	—	Unimplemented								—	—
F9Ah	—	Unimplemented								—	—
F99h	—	Unimplemented								—	—
F98h	—	Unimplemented								—	—
F97h	—	Unimplemented								—	—
F96h	TRISE ⁽¹⁾	—	—	—	—	—	Data Direction bits for PORTE ⁽¹⁾		---- -111	102	
F95h	TRISD ⁽¹⁾	Data Direction Control Register for PORTD ⁽¹⁾								1111 1111	100
F94h	TRISC	Data Direction Control Register for PORTC								1111 1111	98
F93h	TRISB	Data Direction Control Register for PORTB								1111 1111	94
F92h	TRISA ⁽³⁾	—	Data Direction Control Register for PORTA							--11 1111	91
F91h	—	Unimplemented								—	—
F90h	—	Unimplemented								—	—
F8Fh	—	Unimplemented								—	—
F8Eh	—	Unimplemented								—	—
F8Dh	LATE ⁽¹⁾	—	—	—	—	—	Read PORTE Data Latch, Write PORTE Data Latch ⁽¹⁾		---- -xxx	102	
F8Ch	LATD ⁽¹⁾	Read PORTD Data Latch, Write PORTD Data Latch ⁽¹⁾								xxxx xxxx	100
F8Bh	LATC	Read PORTC Data Latch, Write PORTC Data Latch								xxxx xxxx	98
F8Ah	LATB	Read PORTB Data Latch, Write PORTB Data Latch								xxxx xxxx	94
F89h	LATA ⁽³⁾	—	Read PORTA Data Latch, Write PORTA Data Latch							-xxx xxxx	91
F88h	—	Unimplemented								—	—
F87h	—	Unimplemented								—	—
F86h	—	Unimplemented								—	—
F85h	—	Unimplemented								—	—
F84h	PORTE ⁽¹⁾	Read PORTE pins, Write PORTE Data Latch ⁽¹⁾								---- -000	102
F83h	PORTD ⁽¹⁾	Read PORTD pins, Write PORTD Data Latch ⁽¹⁾								xxxx xxxx	100
F82h	PORTC	Read PORTC pins, Write PORTC Data Latch								xxxx xxxx	98
F81h	PORTB	Read PORTB pins, Write PORTB Data Latch								xxxx xxxx	94
F80h	PORTA ⁽³⁾	—	Read PORTA pins, Write PORTA Data Latch							-x0X 0000	91
F79h	—	Unimplemented								—	—
F78h	—	Unimplemented								—	—
F77h	—	Unimplemented								—	—
F76h	TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	0000 0000	199
F75h	RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	0000 0000	204
F74h	COMSTAT	RXB0OVFL	RXB1OVFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	195

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

2: Bit121 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
F73h	CIOCON	—	—	ENDRHI	CANCAP	—	—	—	— 0 0 —	211	
F72h	BRGCON3	—	WAKFIL	—	—	SEG2PH2	SEG2PH1	SEG2PH0	- 0 - - 0 0 0	210	
F71h	BRGCON2	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0 0 0 0 0 0 0 0	209
F70h	BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0 0 0 0 0 0 0 0	208
F6Fh	CANCON	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	—	xxxx xxx-	191
F6Eh	CANSTAT	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—	xxx- xxx-	192
F6Dh	RXB0D7	RXB0D77	RXB0D76	RXB0D75	RXB0D74	RXB0D73	RXB0D72	RXB0D71	RXB0D70	xxxx xxxx	203
F6Ch	RXB0D6	RXB0D67	RXB0D66	RXB0D65	RXB0D64	RXB0D63	RXB0D62	RXB0D61	RXB0D60	xxxx xxxx	203
F6Bh	RXB0D5	RXB0D57	RXB0D56	RXB0D55	RXB0D54	RXB0D53	RXB0D52	RXB0D51	RXB0D50	xxxx xxxx	203
F6Ah	RXB0D4	RXB0D47	RXB0D46	RXB0D45	RXB0D44	RXB0D43	RXB0D42	RXB0D41	RXB0D40	xxxx xxxx	203
F69h	RXB0D3	RXB0D37	RXB0D36	RXB0D35	RXB0D34	RXB0D33	RXB0D32	RXB0D31	RXB0D30	xxxx xxxx	203
F68h	RXB0D2	RXB0D27	RXB0D26	RXB0D25	RXB0D24	RXB0D23	RXB0D22	RXB0D21	RXB0D20	xxxx xxxx	203
F67h	RXB0D1	RXB0D17	RXB0D16	RXB0D15	RXB0D14	RXB0D13	RXB0D12	RXB0D11	RXB0D10	xxxx xxxx	203
F66h	RXB0D0	RXB0D07	RXB0D06	RXB0D05	RXB0D04	RXB0D03	RXB0D02	RXB0D01	RXB0D00	xxxx xxxx	203
F65h	RXB0DLC	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	203
F64h	RXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	202
F63h	RXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	202
F62h	RXB0SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	202
F61h	RXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	201
F60h	RXB0CON	RXFUL	RXM1	RXM0	—	RXRTRRO	RXB0DBEN	JTOFF	FILHIT0	0 0 0 - 0 0 0 0	200
F5Eh	CANSTATRO1	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—	xxx- xxx-	192
F5Dh	RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	xxxx xxxx	203
F5Ch	RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	xxxx xxxx	203
F5Bh	RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	xxxx xxxx	203
F5Ah	RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	xxxx xxxx	203
F59h	RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	xxxx xxxx	203
F58h	RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	xxxx xxxx	203
F57h	RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	xxxx xxxx	203
F56h	RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	xxxx xxxx	203
F55h	RXB1DLC	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	203
F54h	RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	202
F53h	RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	202
F52h	RXB1SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	202
F51h	RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	201
F50h	RXB1CON	RXFUL	RXM1	RXM0	—	RXRTRRO	FILHIT2	FILHIT1	FILHIT0	0 0 0 - 0 0 0 0	201
F4Fh	—	Unimplemented			—	—	—	—	—	—	
F4Eh	CANSTATRO2	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1'	ICODE0	—	xxx- xxx-	192
F4Dh	TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	xxxx xxxx	198
F4Ch	TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	xxxx xxxx	198
F4Bh	TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	xxxx xxxx	198
F4Ah	TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	xxxx xxxx	198
F49h	TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	xxxx xxxx	198
F48h	TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	xxxx xxxx	198
F47h	TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	xxxx xxxx	198
F46h	TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	xxxx xxxx	198
F45h	TXB0DLC	—	RXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x- -xxxx	199
F44h	TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	198
F43h	TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	197
F42h	TXB0SIDL	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxx- x-xx	197
F41h	TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	197
F40h	TXB0CON	—	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	-0 0 0 - 0 0 0	196

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

2: Bit21 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

PIC18FXX8

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:	
F3Fh	—	Unimplemented								—	—
F3Eh	CANSTATRO3	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—	xxx-xxx-	192
F3Dh	TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	xxxx-xxxx	198
F3Ch	TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	xxxx-xxxx	198
F3Bh	TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	xxxx-xxxx	198
F3Ah	TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	xxxx-xxxx	198
F39h	TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	xxxx-xxxx	198
F38h	TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	xxxx-xxxx	198
F37h	TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	xxxx-xxxx	198
F36h	TXB1D0	TXB1D07	TXB1D06	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D00	xxxx-xxxx	198
F35h	TXB1DLC	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x--xxxx	199
F34h	TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx-xxxx	198
F33h	TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx-xxxx	197
F32h	TXB1SIDL	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxx-x-xx	197
F31h	TXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx-xxxx	197
F30h	TXB1CON	—	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	0000-0000	196
F2Fh	—	Unimplemented								—	—
F2Eh	CANSTATRO4	OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—	xxx-xxx-	192
F2Dh	TXB2D7	TXB2D77	TXB2D76	TXB2D75	TXB2D74	TXB2D73	TXB2D72	TXB2D71	TXB2D70	xxxx-xxxx	198
F2Ch	TXB2D6	TXB2D67	TXB2D66	TXB2D65	TXB2D64	TXB2D63	TXB2D62	TXB2D61	TXB2D60	xxxx-xxxx	198
F2Bh	TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	xxxx-xxxx	198
F2Ah	TXB2D4	TXB2D47	TXB2D46	TXB2D45	TXB2D44	TXB2D43	TXB2D42	TXB2D41	TXB2D40	xxxx-xxxx	198
F29h	TXB2D3	TXB2D37	TXB2D36	TXB2D35	TXB2D34	TXB2D33	TXB2D32	TXB2D31	TXB2D30	xxxx-xxxx	198
F28h	TXB2D2	TXB2D27	TXB2D26	TXB2D25	TXB2D24	TXB2D23	TXB2D22	TXB2D21	TXB2D20	xxxx-xxxx	198
F27h	TXB2D1	TXB2D17	TXB2D16	TXB2D15	TXB2D14	TXB2D13	TXB2D12	TXB2D11	TXB2D10	xxxx-xxxx	198
F26h	TXB2D0	TXB2D07	TXB2D06	TXB2D05	TXB2D04	TXB2D03	TXB2D02	TXB2D01	TXB2D00	xxxx-xxxx	198
F25h	TXB2DLC	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x--xxxx	199
F24h	TXB2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx-xxxx	198
F23h	TXB2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx-xxxx	197
F22h	TXB2SIDL	SID2	SID1	SID0	—	EXIDE	—	EID17	EID16	xxx-x-xx	197
F21h	TXB2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx-xxxx	197
F20h	TXB2CON	—	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRI0	-000-0-00	196

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.
 2: Bit21 of the TBLPTRU allows access to the device configuration bits.
 3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on Page:
F1Fh	RXM1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	207
F1Eh	RXM1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	207
F1Dh	RXM1SIDL	SID2	SID1	SID0	—	—	—	EID17	EID16	xxx - - -xx	207
F1Ch	RXM1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	206
F1Bh	RXM0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	207
F1Ah	RXM0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	207
F19h	RXM0SIDL	SID2	SID1	SID0	—	—	—	EID17	EID16	xxx - - -xx	207
F18h	RXM0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	206
F17h	RXF5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F16h	RXF5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F15h	RXF5SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F14h	RXF5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205
F13h	RXF4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F12h	RXF4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F11h	RXF4SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F10h	RXF4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205
F0Fh	RXF3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F0Eh	RXF3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F0Dh	RXF3SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F0Ch	RXF3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205
F0Bh	RXF2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F0Ah	RXF2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F09h	RXF2SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F08h	RXF2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205
F07h	RXF1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F06h	RXF1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F05h	RXF1SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F04h	RXF1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205
F03h	RXF0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	206
F02h	RXF0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	206
F01h	RXF0SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx - x - xx	205
F00h	RXF0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	205

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: These Registers or Register bits are not implemented on the PIC18F248 and PIC18F258 and read as '0's.

2: Bit21 of the TBLPTRU allows access to the device configuration bits.

3: RA6 and associated bits are configured as port pins in RCIO and ECIO oscillator mode only and read '0' in all other oscillator modes.

4.10 Access Bank

The Access Bank is an architectural enhancement that is very useful for C compiler code optimization. The techniques used by the C compiler are also useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFR's (no banking).

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFR's) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access Bank High and Access Bank Low, respectively. Figure 4-5 indicates the Access Bank areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register, or in the Access Bank.

When forced in the Access Bank (a = '0'), the last address in Access Bank Low is followed by the first address in Access Bank High. Access Bank High maps most of the Special Function Registers so that these registers can be accessed without any software overhead.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A `MOVLB` instruction has been provided in the instruction set to assist in selecting banks.


If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A `MOVFF` instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.

FIGURE 4-7: DIRECT ADDRESSING



4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. A SFR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-8 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register indicated by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = '0'), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address, which is shown in Figure 4-8.

The INDFn ($0 \leq n \leq 2$) register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-4: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

```

LFSR FSR0, 0x100 ;
NEXT CLRF POSTINC0 ; Clear INDF
                    ; register
                    ; & inc pointer
        BTFSF FSR0H, 1 ; All done
                    ; w/ Bank1?
        GOTO NEXT ; NO, clear next
CONTINUE ;
        ; YES, continue
    
```

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

1. FSR0: composed of FSR0H:FSR0L
2. FSR1: composed of FSR1H:FSR1L
3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data.

If an instruction writes a value to INDF0, the value will be written to the address indicated by FSR0H:FSR0L. A read from INDF1 reads the data from the address indicated by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all 0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

- When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:
 - Do nothing to FSRn after an indirect access (no change) - INDFn
 - Auto-decrement FSRn after an indirect access (post-decrement) - POSTDECn
 - Auto-increment FSRn after an indirect access (post-increment) - POSTINCn
 - Auto-increment FSRn before an indirect access (pre-increment) - PREINCn
 - Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a software stack pointer, in addition to its uses for table operations in data memory.


Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the 2's complement value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that indicates one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

PIC18FXX8

FIGURE 4-8: INDIRECT ADDRESSING



Note 1: For register file map detail, see Table 4-2.

4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, `CLRF STATUS` will clear the upper three bits and set the Z bit. This leaves the STATUS register as `000u u1uu` (where u = unchanged).

It is recommended, therefore, that only `BCF`, `BSF`, `SWAPF`, `MOVFF` and `MOVWF` instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV, or N bits from the STATUS register. For other instructions which do not affect the status bits, see Table 25-2.

Note: The C and DC bits operate as a borrow and digit borrow bit respectively, in subtraction.

REGISTER 4-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
—	—	—	N	OV	Z	DC	C	
bit 7								bit 0

bit 7-5 **Unimplemented:** Read as '0'

bit 4 **N:** Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result of the ALU operation was negative, (ALU MSb = 1).

1 = Result was negative

0 = Result was positive

bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.

1 = Overflow occurred for signed arithmetic (in this arithmetic operation)

0 = No overflow occurred

bit 2 **Z:** Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

bit 1 **DC:** Digit carry/borrow bit

For `ADDWF`, `ADDLW`, `SUBLW`, and `SUBWF` instructions

1 = A carry-out from the 4th low order bit of the result occurred

0 = No carry-out from the 4th low order bit of the result

For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (`RRCF`, `RRNCF`, `RLCF`, and `RLNCF`) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

bit 0 **C:** Carry/borrow bit

For `ADDWF`, `ADDLW`, `SUBLW`, and `SUBWF` instructions

1 = A carry-out from the Most Significant bit of the result occurred

0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (`RRF`, `RLF`) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8

4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the \overline{TO} , \overline{PD} , \overline{POR} , \overline{BOR} and \overline{RI} bits. This register is readable and writable.

Note 1: If the BOREN configuration bit is set, \overline{BOR} is '1' on Power-on Reset. If the BOREN configuration bit is clear, \overline{BOR} is unknown on Power-on Reset.

The \overline{BOR} status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (the BOREN configuration bit is clear). \overline{BOR} must then be set by the user and checked on subsequent RESETS to see if it is clear, indicating a brown-out has occurred.

2: It is recommended that the \overline{POR} bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 4-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0	
IPEN	—	—	\overline{RI}	\overline{TO}	\overline{PD}	\overline{POR}	\overline{BOR}	
bit 7								bit 0

bit 7 **IPEN:** Interrupt Priority Enable bit

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (16CXXX compatibility mode)

bit 6-5 **Unimplemented:** Read as '0'

bit 4 **\overline{RI} :** RESET Instruction Flag bit

- 1 = The RESET instruction was not executed
- 0 = The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)

bit 3 **\overline{TO} :** Watchdog Time-out Flag bit

- 1 = After power-up, \overline{CLRWDT} instruction, or \overline{SLEEP} instruction
- 0 = A WDT time-out occurred

bit 2 **\overline{PD} :** Power-down Detection Flag bit

- 1 = After power-up or by the \overline{CLRWDT} instruction
- 0 = By execution of the \overline{SLEEP} instruction

bit 1 **\overline{POR} :** Power-on Reset Status bit

- 1 = A Power-on Reset has not occurred
- 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **\overline{BOR} :** Brown-out Reset Status bit

- 1 = A Brown-out Reset has not occurred
- 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

5.0 DATA EEPROM MEMORY

The Data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. The PIC18FXX8 devices have 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory is rated for high erase/write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip-to-chip. Please refer to the specifications for exact limits.

5.1 EEADR

The address register can address up to a maximum of 256 bytes of data EEPROM.

5.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, following RESET, the user can check the WRERR bit and rewrite the location. The data and address registers (EEDATA and EEADR) remain unchanged.

Note: Interrupt flag bit EEIF in the PIR2 register is set when write is complete. It must be cleared in software.

PIC18FXX8

REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

R/W-0	R/W-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	EEFS	—	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

- bit 7 **EEPGD:** FLASH Program or Data EEPROM Memory Select bit
1 = Access Program Flash memory
0 = Access Data EEPROM memory
- bit 6 **EEFS:** FLASH Program/Data EE or Configuration Select bit
1 = Access configuration registers
0 = Access Program FLASH or Data EEPROM memory
- bit 5 **Unimplemented:** Read as '0'
- bit 4 **FREE:** FLASH Row Erase Enable bit
1 = Erase the program memory row addressed by TBLPTR on the next WR command (reset by hardware)
0 = Perform write only
- bit 3 **WRERR:** Write Error Flag bit
1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)
0 = The write operation completed
Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tracing of the error condition.
- bit 2 **WREN:** Write Enable bit
1 = Allows write cycles
0 = Inhibits write to the EEPROM or FLASH memory
- bit 1 **WR:** Write Control bit
1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
0 = Write cycle is complete
- bit 0 **RD:** Read Control bit
1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)
0 = Does not initiate an EEPROM read

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit RD (EECON1<0>). The data is available in the very next instruction cycle of the EEDATA register, therefore, it can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

EXAMPLE 5-1: DATA EEPROM READ

```

MOVLW DATA_EE_ADDR ;
MOVWF EEADR          ;Data Memory Address
                    ;to read
BCF   EECON1, EEPGD ;Point to DATA memory
BSF   EECON1, RD    ;EEPROM Read
MOVF  EEDATA, W     ;W = EEDATA
    
```

5.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then the sequence in Example 5-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or roll this bit. EEIF must be cleared by software.

EXAMPLE 5-2: DATA EEPROM WRITE

```

MOVLW DATA_EE_ADDR ;
MOVWF EEADR          ; Data Memory Address to write
MOVLW DATA_EE_DATA ;
MOVWF EEDATA        ; Data Memory Value to write
BCF   EECON1, EEPGD ; Point to DATA memory
BSF   EECON1, WREN  ; Enable writes

BCF   INTCON, GIE   ; Disable Interrupts
MOVLW 55h           ;
Required Sequence MOVWF EECON2 ; Write 55h
MOVLW AAh           ;
MOVWF EECON2        ; Write AAh
BSF   EECON1, WR    ; Set WR bit to begin write
BSF   INTCON, GIE   ; Enable Interrupts

SLEEP                ; wait for interrupt to signal write complete
BCF   EECON1, WREN  ; Disable writes
    
```

PIC18FXX8

5.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

Generally a write failure will be a bit which was written as a '1', but reads back as a '0' (due to leakage off the cell).

5.5.1 MAXIMIZING ENDURANCE

For applications that will exceed 10% of the minimum specified cell endurance (parameters D130 and D130A), every location should be refreshed within intervals not exceeding 1/10 of this specified cell endurance. Please refer to AN790 for more details.

5.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

5.7 Operation During Code Protect

Data EEPROM memory has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself, can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit. Refer to the chapter "Special Functions of the CPU" for additional information.

TABLE 5-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
FA9h	EEADR	EEPROM Address Register								xxxx xxxx	uuuu uuuu
FA8h	EEDATA	EEPROM Data Register								xxxx xxxx	uuuu uuuu
FA7h	EECON2	EEPROM Control Register2 (not a physical register)								—	—
FA6h	EECON1	EEPGD	EEFS	—	FREE	WRERR	WREN	WR	RD	x0-0 x000	u0-0 u000
FA2h	IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1 1111	-1-1 1111
FA1h	PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
FA0h	PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'.

Shaded cells are not used during FLASH/EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

6.0 FLASH PROGRAM MEMORY

The FLASH Program Memory is readable, writable, and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16-bits wide, while the data RAM space is 8-bits wide. Table Reads and Table Writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table Read operations retrieve data from program memory and places it into the data RAM space. Figure 6-1 shows the operation of a Table Read with program memory and data RAM.

Table Write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 6.5, "Writing to FLASH Program Memory". Figure 6-2 shows the operation of a Table Write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a Table Write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 6-1: TABLE READ OPERATION



PIC18FXX8

FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit CFGS determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit EEFS determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see "Special Features of the CPU", Section 24.0). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation. The RD bit cannot be set when accessing program memory (EEPGD = 1).

Note: If interrupts are enabled before the WR command, Interrupt flag bit EEIF, in the PIR2 register, is set when the write is complete. It must be cleared in software. This interrupt is **not** required to determine the end of a FLASH program memory write cycle.

REGISTER 6-1: EECON1 REGISTER (ADDRESS FA6h)

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

- bit 7 **EEPGD:** FLASH Program or Data EEPROM Memory Select bit
 1 = Access Program Flash memory
 0 = Access Data EEPROM memory
- bit 6 **CFGS:** FLASH Program/Data EE or Configuration Select bit
 1 = Access Configuration registers
 0 = Access Program FLASH or Data EEPROM memory
- bit 5 **Unimplemented:** Read as '0'
- bit 4 **FREE:** FLASH Row Erase Enable bit
 1 = Erase the program memory row addressed by TBLPTR on the next WR command
 (cleared by completion of erase operation)
 0 = Perform write only
- bit 3 **WRERR:** Write Error Flag bit
 1 = A write operation is prematurely terminated
 (any MCLR or any WDT Reset during self-timed programming in normal operation)
 0 = The write operation completed
Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.
- bit 2 **WREN:** Write Enable bit
 1 = Allows write cycles
 0 = Inhibits write to the EEPROM or FLASH memory
- bit 1 **WR:** Write Control bit
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.
 (The operation is self timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
 0 = Write cycle to the EEPROM is complete
- bit 0 **RD:** Read Control bit
 1 = Initiates an EEPROM read
 (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)
 0 = Does not initiate an EEPROM read

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

6.2.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes, and erases of the FLASH program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSBs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to. For more detail, see Section 6.5 ("Writing to FLASH Program Memory").


When an erase of program memory is executed, the 16 MSBs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on FLASH program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD** TBLWT**	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the FLASH Program Memory

The `TBLRD` instruction is used to retrieve data from program memory and place into data RAM. Table Reads from program memory are performed one byte at a time.

`TBLPTR` points to a byte address in program space. Executing `TBLRD` places the byte pointed to into `TABLAT`. In addition, `TBLPTR` can be modified automatically for the next Table Read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the `TABLAT`.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

```

        MOVLW CODE_ADDR_UPPER      ; Load TBLPTR with the base
        MOVWF TBLPTRU              ; address of the word
        MOVLW CODE_ADDR_HIGH
        MOVWF TBLPTRH
        MOVLW CODE_ADDR_LOW
        MOVWF TBLPTRL

READ_WORD
        TBLRD*+                    ; read into TABLAT and increment
        MOVF TABLAT, W             ; get data
        MOVWF WORD_EVEN
        TBLRD*+                    ; read into TABLAT and increment
        MOVF TABLAT, W             ; get data
        MOVWF WORD_ODD
    
```

PIC18FXX8

6.4 Erasing FLASH Program memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

1. Load table pointer with address of row being erased.
2. Set EEPGD bit to point to program memory; set WREN bit to enable writes; and set FREE bit to enable the erase.
3. Disable interrupts.
4. Write 55h to EECON2.
5. Write AAh to EECON2.
6. Set the WR bit. This will begin the row erase cycle.
7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
8. Execute a NOP.
9. Re-enable interrupts.

Note: A NOP is needed after the WR command to ensure proper code execution.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1,EEPGD	; point to FLASH program memory
	BSF	EECON1,WREN	; enable write to memory
	BSF	EECON1,FREE	; enable Row Erase operation
	BCF	INTCON,GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	AAh	
Sequence	MOVWF	EECON2	; write AAH
	BSF	EECON1,WR	; start erase (CPU stall)
	NOP		; NOP needed for proper code execution
	BSF	INTCON,GIE	; re-enable interrupts

6.5 Writing to FLASH Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.

Table Writes are used internally to load the holding registers needed to program the FLASH memory. There are 8 holding registers used by the Table Writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the Table Write

operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

1. Read 64 bytes into RAM.
2. Update data values in RAM as necessary.
3. Load Table Pointer with address being erased.
4. Do the row erase procedure.
5. Load Table Pointer with address of first byte being written.
6. Write the first 8 bytes into the holding registers using the TBLWT instruction, auto-increment may be used.
7. Set EEPGD bit to point to program memory, and set WREN to enable byte writes.
8. Disable interrupts.
9. Write 55h to EECON2.
10. Write AAh to EECON2.
11. Set the WR bit. This will begin the write cycle.

12. The CPU will stall for duration of the write (about 2 ms using internal timer).
13. Execute a NOP.
14. Re-enable interrupts.
15. Repeat steps 6-14 seven times, to write 64 bytes.
16. Verify the memory (Table Read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note 1: A NOP is needed after the WR command to ensure proper code execution.

Note 2: Before setting the WR bit, the Table Pointer address needs to be within the range of addresses of the 8 bytes in the holding registers.

Note 3: Holding registers are cleared on RESET and at the completion of each write cycle.

PIC18FXX8

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

```
        MOVLW    D'64                ; number of bytes in erase block
        MOVWF    COUNTER
        MOVLW    BUFFER_ADDR_HIGH    ; point to buffer
        MOVWF    FSR0H
        MOVLW    BUFFER_ADDR_LOW
        MOVWF    FSR0L
        MOVLW    CODE_ADDR_UPPER     ; Load TBLPTR with the base
        MOVWF    TBLPTRU
        MOVLW    CODE_ADDR_HIGH      ; address of the memory block
        MOVWF    TBLPTRH
        MOVLW    CODE_ADDR_LOW
        MOVWF    TBLPTRL

READ_BLOCK
        TBLRD*+                       ; read into TABLAT, and inc
        MOVF     TABLAT, W             ; get data
        MOVWF    POSTINC0             ; store data
        DECFSZ   COUNTER              ; done?
        GOTO     READ_BLOCK          ; repeat

MODIFY_WORD
        MOVLW    DATA_ADDR_HIGH     ; point to buffer
        MOVWF    FSR0H
        MOVLW    DATA_ADDR_LOW
        MOVWF    FSR0L
        MOVLW    NEW_DATA_LOW        ; update buffer word
        MOVWF    POSTINC0
        MOVLW    NEW_DATA_HIGH
        MOVWF    INDF0

ERASE_BLOCK
        MOVLW    CODE_ADDR_UPPER     ; load TBLPTR with the base
        MOVWF    TBLPTRU
        MOVLW    CODE_ADDR_HIGH
        MOVWF    TBLPTRH
        MOVLW    CODE_ADDR_LOW
        MOVWF    TBLPTRL
        BSF     EECON1,EEPGD         ; point to FLASH program memory
        BSF     EECON1,WREN          ; enable write to memory
        BSF     EECON1,FREE          ; enable Row Erase operation
        BCF     INTCON,GIE           ; disable interrupts
        MOVLW    55h
        MOVWF    EECON2              ; write 55H
        MOVLW    AAh
        MOVWF    EECON2              ; write AAH
        BSF     EECON1,WR            ; start erase (CPU stall)
        NOP
        BSF     INTCON,GIE           ; re-enable interrupts
        TBLRD*+                       ; dummy read decrement used to adjust Table
        ; Pointer for proper auto-increment operation
        ; in the WRITE_WORD_TO_HREGS section of code

WRITE_BUFFER_BACK
        MOVLW    8                   ; number of write buffer groups of 8 bytes
        MOVWF    COUNTER_HI
        MOVLW    BUFFER_ADDR_HIGH    ; point to buffer
        MOVWF    FSR0H
        MOVLW    BUFFER_ADDR_LOW
        MOVWF    FSR0L

PROGRAM_LOOP
        MOVLW    8                   ; number of bytes in holding register
        MOVWF    COUNTER

WRITE_WORD_TO_HREGS
        MOVF     POSTINC0, W         ; get low byte of buffer data
        MOVWF    TABLAT             ; present data to table latch
        TBLWT*+                       ; write data, perform a short write
        ; to internal TBLWT holding register.
        DECFSZ   COUNTER             ; loop until buffers are full
        GOTO     WRITE_WORD_TO_HREGS
```

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

```

PROGRAM_MEMORY
    BSF    EECON1,EEPGD    ; point to FLASH program memory
    BSF    EECON1,WREN    ; enable write to memory
    BCF    INTCON,GIE     ; disable interrupts
    MOVLW 55h
    MOVWF EECON2          ; write 55H
    MOVLW AAh
    MOVWF EECON2          ; write AAH
    BSF    EECON1,WR      ; start program (CPU stall)
    NOP                    ; NOP needed for proper code execution
    BSF    INTCON,GIE     ; re-enable interrupts
    DECFSZ COUNTER_HI     ; loop until done
    GOTO  PROGRAM_LOOP
    BCF    EECON1,WREN    ; disable write to memory
    
```

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 MAXIMIZING ENDURANCE

For applications that will exceed 10% of the minimum specified cell endurance (parameters D120 and D120A), every location should be refreshed within intervals not exceeding 1/10 of this specified cell endurance. Please refer to AN790 (DS00790) for more details.

6.5.4 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected RESET, the memory location just programmed should be verified and repro-

grammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

6.5.5 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to FLASH program memory, the write initiate sequence must also be followed. See "Special Features of the CPU" (Section 24.0) for more detail.

6.6 FLASH Program Operation During Code Protection

See "Special Features of the CPU" (Section 24.0) for details on code protection of FLASH program memory.

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS	
FF8h	TBLPTRU	—	—	bit21	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)					--00 0000	--00 0000	
FF7h	TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							0000 0000	0000 0000		
FF6h	TBLPTRL	Program Memory Table Pointer High Byte (TBLPTR<7:0>)							0000 0000	0000 0000		
FF5h	TABLAT	Program Memory Table Latch							0000 0000	0000 0000		
FF2h	INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u	
FA7h	EECON2	EEPROM Control Register2 (not a physical register)									—	—
FA6h	EECON1	EEPGD	CFGFS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000	
FA2h	IPR2	—	—	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	--1 1111	--1 1111	
FA1h	PIR2	—	—	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	--0 0000	--0 0000	
FA0h	PIE2	—	—	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	--0 0000	--0 0000	

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented read as '0'.
 Shaded cells are not used during FLASH/EEPROM access.

PIC18FXX8

NOTES:

7.0 8 X 8 HARDWARE MULTIPLIER

An 8 x 8 hardware multiplier is included in the ALU of the PIC18FXX8 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the STATUS register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms.

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 7-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

TABLE 7-1: PERFORMANCE COMPARISON

Routine	Multiply Method	Program Memory (Words)	Cycles (Max)	Time		
				@ 40 MHz	@ 10 MHz	@ 4 MHz
8 x 8 unsigned	Without hardware multiply	13	69	6.9 µs	27.6 µs	69 µs
	Hardware multiply	1	1	100 ns	400 ns	1 µs
8 x 8 signed	Without hardware multiply	33	91	9.1 µs	36.4 µs	91 µs
	Hardware multiply	6	6	600 ns	2.4 µs	6 µs
16 x 16 unsigned	Without hardware multiply	21	242	24.2 µs	96.8 µs	242 µs
	Hardware multiply	24	24	2.4 µs	9.6 µs	24 µs
16 x 16 signed	Without hardware multiply	52	254	25.4 µs	102.6 µs	254 µs
	Hardware multiply	36	36	3.6 µs	14.4 µs	36 µs

7.1 Operation

Example 7-1 shows the sequence to perform an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 7-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

```
MOVFF ARG1, WREG ;
MULWF ARG2      ; ARG1 * ARG2 ->
                ; PRODH:PRODL
```

EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

```
MOVFF ARG1, WREG
MULWF ARG2      ; ARG1 * ARG2 ->
                ; PRODH:PRODL
BTFSC ARG2, SB  ; Test Sign Bit
SUBWF PRODH, F  ; PRODH = PRODH
                ; - ARG1
MOVFF ARG2, WREG
BTFSC ARG1, SB  ; Test Sign Bit
SUBWF PRODH, F  ; PRODH = PRODH
                ; - ARG2
```

Example 7-3 shows the sequence to perform a 16 x 16 unsigned multiply. Equation 7-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 7-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

$$\begin{aligned}
 \text{RES3:RES0} &= \text{ARG1H:ARG1L} \bullet \text{ARG2H:ARG2L} \\
 &= (\text{ARG1H} \bullet \text{ARG2H} \bullet 2^{16}) + \\
 &\quad (\text{ARG1H} \bullet \text{ARG2L} \bullet 2^8) + \\
 &\quad (\text{ARG1L} \bullet \text{ARG2H} \bullet 2^8) + \\
 &\quad (\text{ARG1L} \bullet \text{ARG2L})
 \end{aligned}$$

PIC18FXX8

EXAMPLE 7-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

```

MOVFF ARG1L, WREG
MULWF ARG2L          ; ARG1L * ARG2L ->
                    ; PRODH:PRODL
;
MOVFF PRODH, RES1
MOVFF PRODL, RES0
;
;
MOVFF ARG1H, WREG
MULWF ARG2H          ; ARG1H * ARG2H ->
                    ; PRODH:PRODL
;
MOVFF PRODH, RES3
MOVFF PRODL, RES2
;
;
MOVFF ARG1L, WREG
MULWF ARG2H          ; ARG1L * ARG2H ->
                    ; PRODH:PRODL
;
MOVF  PRODL, W
ADDWF RES1, F        ; Add cross
MOVF  PRODH, W
ADDWFC RES2, F      ; products
CLRF  WREG
ADDWFC RES3, F
;
;
MOVFF ARG1H, WREG
MULWF ARG2L          ; ARG1H * ARG2L ->
                    ; PRODH:PRODL
;
MOVF  PRODL, W
ADDWF RES1, F        ; Add cross
MOVF  PRODH, W
ADDWFC RES2, F      ; products
CLRF  WREG
ADDWFC RES3, F
;

```

Example 7-4 shows the sequence to perform an 16 x 16 signed multiply. Equation 7-2 shows the algorithm used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 7-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

```

RES3:RES0
= ARG1H:ARG1L • ARG2H:ARG2L
= (ARG1H • ARG2H • 216) +
  (ARG1H • ARG2L • 28) +
  (ARG1L • ARG2H • 28) +
  (ARG1L • ARG2L) +
  (-1 • ARG2H<7> • ARG1H:ARG1L • 216) +
  (-1 • ARG1H<7> • ARG2H:ARG2L • 216)

```

EXAMPLE 7-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```

MOVFF ARG1L, WREG
MULWF ARG2L          ; ARG1L * ARG2L ->
                    ; PRODH:PRODL
;
MOVFF PRODH, RES1
MOVFF PRODL, RES0
;
;
MOVFF ARG1H, WREG
MULWF ARG2H          ; ARG1H * ARG2H ->
                    ; PRODH:PRODL
;
MOVFF PRODH, RES3
MOVFF PRODL, RES2
;
;
MOVFF ARG1L, WREG
MULWF ARG2H          ; ARG1L * ARG2H ->
                    ; PRODH:PRODL
;
MOVF  PRODL, W
ADDWF RES1, F        ; Add cross
MOVF  PRODH, W
ADDWFC RES2, F      ; products
CLRF  WREG
ADDWFC RES3, F
;
;
MOVFF ARG1H, WREG
MULWF ARG2L          ; ARG1H * ARG2L ->
                    ; PRODH:PRODL
;
MOVF  PRODL, W
ADDWF RES1, F        ; Add cross
MOVF  PRODH, W
ADDWFC RES2, F      ; products
CLRF  WREG
ADDWFC RES3, F
;
;
BTFSS ARG2H, 7      ; ARG2H:ARG2L neg?
GOTO  SIGN_ARG1    ; no, check ARG1
MOVFF ARG1L, WREG
SUBWF RES2
MOVFF ARG1H, WREG
SUBWFB RES3
;
;
SIGN_ARG1
BTFSS ARG1H, 7      ; ARG1H:ARG1L neg?
GOTO  CONT_CODE    ; no, done
MOVFF ARG2L, WREG
SUBWF RES2
MOVFF ARG2H, WREG
SUBWFB RES3
;
;
CONT_CODE
:

```


8.0 INTERRUPTS

The PIC18FXX8 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h, and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are 13 registers that are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3.

It is recommended that the Microchip header files supplied with MPLAB® IDE, be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON register). When interrupt priority is enabled, there are two bits that enable interrupts globally. Setting the GIEH bit (INTCON register) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON register) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro® mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. The PEIE bit (INTCON register) enables/disables all peripheral interrupt sources. The GIE bit (INTCON register) enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts, to avoid recursive interrupts.

The "return from interrupt" instruction, `RETFIE`, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit, or the GIE bit.

PIC18FXX8

FIGURE 8-1: INTERRUPT LOGIC



8.1 Control Registers

This section contains the control and status registers.

8.1.1 INTCON REGISTERS

The INTCON Registers are readable and writable registers, which contain various enable, priority, and flag bits.

REGISTER 8-1: INTCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

bit 7 **GIE/GIEH:** Global Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked interrupts
- 0 = Disables all interrupts

When IPEN = 1:

- 1 = Enables all high priority interrupts
- 0 = Disables all high priority interrupts

bit 6 **PEIE/GIEL:** Peripheral Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked peripheral interrupts
- 0 = Disables all peripheral interrupts

When IPEN = 1:

- 1 = Enables all low priority peripheral interrupts
- 0 = Disables all priority peripheral interrupts

bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit

- 1 = Enables the TMR0 overflow interrupt
- 0 = Disables the TMR0 overflow interrupt

bit 4 **INT0IE:** INT0 External Interrupt Enable bit

- 1 = Enables the INT0 external interrupt
- 0 = Disables the INT0 external interrupt

bit 3 **RBIE:** RB Port Change Interrupt Enable bit

- 1 = Enables the RB port change interrupt
- 0 = Disables the RB port change interrupt

bit 2 **TMR0IF:** TMR0 Overflow Interrupt Flag bit

- 1 = TMR0 register has overflowed (must be cleared in software)
- 0 = TMR0 register did not overflow

bit 1 **INT0IF:** INT0 External Interrupt Flag bit

- 1 = The INT0 external interrupt occurred (must be cleared in software by reading PORTB)
- 0 = The INT0 external interrupt did not occur

bit 0 **RBIF:** RB Port Change Interrupt Flag bit

- 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
- 0 = None of the RB7:RB4 pins have changed state

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

PIC18FXX8

REGISTER 8-2: INTCON2 REGISTER

R/W-1	R/W-1	R/W-1	U-0	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	—	—	TMR0IP	—	RBIP
bit 7						bit 0	

- bit 7 **RBPU**: PORTB Pull-up Enable bit
 1 = All PORTB pull-ups are disabled
 0 = PORTB pull-ups are enabled by individual port latch values
- bit 6 **INTEDG0**: External Interrupt 0 Edge Select bit
 1 = Interrupt on rising edge
 0 = Interrupt on falling edge
- bit 5 **INTEDG1**: External Interrupt 1 Edge Select bit
 1 = Interrupt on rising edge
 0 = Interrupt on falling edge
- bit 4-3 **Unimplemented**: Read as '0'
- bit 2 **TMR0IP**: TMR0 Overflow Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 1 **Unimplemented**: Read as '0'
- bit 0 **RBIP**: RB Port Change Interrupt Priority bit
 1 = High priority
 0 = Low priority

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

REGISTER 8-3: INTCON3 REGISTER

U-0	R/W-1	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
—	INT1IP	—	—	INT1IE	—	—	INT1IF	
bit 7								bit 0

- bit 7 **Unimplemented:** Read as '0'
- bit 6 **INT1IP:** INT1 External Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 5-4 **Unimplemented:** Read as '0'
- bit 3 **INT1IE:** INT1 External Interrupt Enable bit
 1 = Enables the INT1 external interrupt
 0 = Disables the INT1 external interrupt
- bit 2-1 **Unimplemented:** Read as '0'
- bit 0 **INT1IF:** INT1 External Interrupt Flag bit
 1 = The INT1 external interrupt occurred (must be cleared in software)
 0 = The INT1 external interrupt did not occur

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows software polling.

PIC18FXX8

8.1.2 PIR REGISTERS

The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts (Register 8-5). Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit, or the global enable bit, GIE (INTCON register).

2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

8.1.3 PIE REGISTERS

The Peripheral Interrupt Enable (PIE) registers contain the individual enable bits for the peripheral interrupts (Register 8-5). Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN is clear, the PEIE bit must be set to enable any of these peripheral interrupts.

8.1.4 IPR REGISTERS

The Interrupt Priority (IPR) registers contain the individual priority bits for the peripheral interrupts (Register 8-7). Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). The operation of the priority bits requires that the Interrupt Priority Enable bit (IPEN) be set.

8.1.5 RCON REGISTER

The Reset Control (RCON) register contains the bit that is used to enable prioritized interrupts (IPEN).

REGISTER 8-4: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

bit 7 **IPEN:** Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (16CXXX compatibility mode)

bit 6-5 **Unimplemented:** Read as '0'

bit 4 **RI:** RESET Instruction Flag bit

For details of bit operation, see Register 4-3

bit 3 **TO:** Watchdog Time-out Flag bit

For details of bit operation, see Register 4-3

bit 2 **PD:** Power-down Detection Flag bit

For details of bit operation, see Register 4-3

bit 1 **POR:** Power-on Reset Status bit

For details of bit operation, see Register 4-3

bit 0 **BOR:** Brown-out Reset Status bit

For details of bit operation, see Register 4-3

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

REGISTER 8-5: PIR REGISTERS

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
	bit 7							bit 0
	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF
	bit 7							bit 0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIR3	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF
	bit 7							bit 0

- PIR1** bit 7 **PSPIF**: Parallel Slave Port Read/Write Interrupt Flag bit
 1 = A read or a write operation has taken place (must be cleared in software)
 0 = No read or write has occurred
Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'.
- bit 6 **ADIF**: A/D Converter Interrupt Flag bit
 1 = An A/D conversion completed (must be cleared in software)
 0 = The A/D conversion is not complete
- bit 5 **RCIF**: USART Receive Interrupt Flag bit
 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)
 0 = The USART receive buffer is empty
- bit 4 **TXIF**: USART Transmit Interrupt Flag bit
 1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written)
 0 = The USART transmit buffer is full
- bit 3 **SSPIF**: Master Synchronous Serial Port Interrupt Flag bit
 1 = The transmission/reception is complete (must be cleared in software)
 0 = Waiting to transmit/receive
- bit 2 **CCP1IF**: CCP1 Interrupt Flag bit
Capture mode:
 1 = A TMR1 register capture occurred (must be cleared in software)
 0 = No TMR1 register capture occurred
Compare mode:
 1 = A TMR1 register compare match occurred (must be cleared in software)
 0 = No TMR1 register compare match occurred
PWM mode:
 Unused in this mode
- bit 1 **TMR2IF**: TMR2 to PR2 Match Interrupt Flag bit
 1 = TMR2 to PR2 match occurred (must be cleared in software)
 0 = No TMR2 to PR2 match occurred
- bit 0 **TMR1IF**: TMR1 Overflow Interrupt Flag bit
 1 = TMR1 register overflowed (must be cleared in software)
 0 = TMR1 register did not overflow

PIC18FXX8

REGISTER 8-5: PIR REGISTERS (CONTINUED)

PIR2	bit 7	Unimplemented: Read as '0'
	bit 6	CMIF: Comparator Interrupt Flag bit 1 = Comparator input has changed 0 = Comparator input has not changed
	bit 5	Unimplemented: Read as '0'
	bit 4	EEIF: EEPROM Write Operation Interrupt Flag bit 1 = Write operation is complete (must be cleared in software) 0 = Write operation is not complete
	bit 3	BCLIF: Bus Collision Interrupt Flag bit 1 = A bus collision occurred (must be cleared in software) 0 = No bus collision occurred
	bit 2	LVDIF: Low Voltage Detect Interrupt Flag bit 1 = A low voltage condition occurred (must be cleared in software) 0 = The device voltage is above the Low Voltage Detect trip point
	bit 1	TMR3IF: TMR3 Overflow Interrupt Flag bit 1 = TMR3 register overflowed (must be cleared in software) 0 = TMR3 register did not overflow
	bit 0	ECCP1IF: ECCP1 Interrupt Flag bit <u>Capture mode:</u> 1 = A TMR1 (TMR3) register capture occurred (must be cleared in software) 0 = No TMR1 (TMR3) register capture occurred <u>Compare mode:</u> 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred <u>PWM mode:</u> Unused in this mode Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'.

REGISTER 8-5: PIR REGISTERS (CONTINUED)

PIR3	bit 7	IRXIF: Invalid Message Received Interrupt Flag bit 1 = An invalid message has occurred on the CAN bus 0 = An invalid message has not occurred on the CAN bus
	bit 6	WAKIF: Bus Activity Wake-up Interrupt Flag bit 1 = Activity on the CAN bus has occurred 0 = Activity on the CAN bus has not occurred
	bit 5	ERRIF: CAN Bus Error Interrupt Flag bit 1 = An error has occurred in the CAN module (multiple sources) 0 = An error has not occurred in the CAN module
	bit 4	TXB2IF: Transmit Buffer 2 Interrupt Flag bit 1 = Transmit Buffer 2 has completed transmission of a message, and may be reloaded 0 = Transmit Buffer 2 has not completed transmission of a message
	bit 3	TXB1IF: Transmit Buffer 1 Interrupt Flag bit 1 = Transmit Buffer 1 has completed transmission of a message, and may be reloaded 0 = Transmit Buffer 1 has not completed transmission of a message
	bit 2	TXB0IF: Transmit Buffer 0 Interrupt Flag bit 1 = Transmit Buffer 0 has completed transmission of a message, and may be reloaded 0 = Transmit Buffer 0 has not completed transmission of a message
	bit 1	RXB1IF: Receive Buffer 1 Interrupt Flag bit 1 = Receive Buffer 1 has received a new message 0 = Receive Buffer 1 has not received a new message
	bit 0	RXB0IF: Receive Buffer 0 Interrupt Flag bit 1 = Receive Buffer 0 has received a new message 0 = Receive Buffer 0 has not received a new message

Legend :

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 8-6: PIE REGISTERS

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0

	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE
	bit 7							bit 0

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PIE3	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
	bit 7							bit 0

- PIE1** bit 7 **PSPIE:** Parallel Slave Port Read/Write Interrupt Enable bit
 1 = Enables the PSP read/write interrupt
 0 = Disables the PSP read/write interrupt
Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'.
- bit 6 **ADIE:** A/D Converter Interrupt Enable bit
 1 = Enables the A/D interrupt
 0 = Disables the A/D interrupt
- bit 5 **RCIE:** USART Receive Interrupt Enable bit
 1 = Enables the USART receive interrupt
 0 = Disables the USART receive interrupt
- bit 4 **TXIE:** USART Transmit Interrupt Enable bit
 1 = Enables the USART transmit interrupt
 0 = Disables the USART transmit interrupt
- bit 3 **SSPIE:** Master Synchronous Serial Port Interrupt Enable bit
 1 = Enables the MSSP interrupt
 0 = Disables the MSSP interrupt
- bit 2 **CCP1IE:** CCP1 Interrupt Enable bit
 1 = Enables the CCP1 interrupt
 0 = Disables the CCP1 interrupt
- bit 1 **TMR2IE:** TMR2 to PR2 Match Interrupt Enable bit
 1 = Enables the TMR2 to PR2 match interrupt
 0 = Disables the TMR2 to PR2 match interrupt
- bit 0 **TMR1IE:** TMR1 Overflow Interrupt Enable bit
 1 = Enables the TMR1 overflow interrupt
 0 = Disables the TMR1 overflow interrupt

REGISTER 8-6: PIE REGISTERS (CONTINUED)

PIE2	bit 7	Unimplemented: Read as '0'
	bit 6	CMIE: Comparator Interrupt Enable bit 1 = Enables the comparator interrupt 0 = Disables the comparator interrupt
	bit 5	Unimplemented: Read as '0'
	bit 4	EEIE: EEPROM Write Interrupt Enable bit 1 = Enabled 0 = Disabled
	bit 3	BCLIE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled
	bit 2	LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled
	bit 1	TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt
	bit 0	ECCP1IE: ECCP1 Interrupt Enable bit 1 = Enables the ECCP1 interrupt 0 = Disables the ECCP1 interrupt Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'.
PIE3	bit 7	IRXIE: Invalid CAN Message Received Interrupt Enable bit 1 = Enables the invalid CAN message received interrupt 0 = Disables the invalid CAN message received interrupt
	bit 6	WAKIE: Bus Activity Wake-up Interrupt Enable bit 1 = Enables the bus activity wake-up interrupt 0 = Disables the bus activity wake-up interrupt
	bit 5	ERRIE: CAN Bus Error Interrupt Enable bit 1 = Enables the CAN bus error interrupt 0 = Disables the CAN bus error interrupt
	bit 4	TXB2IE: Transmit Buffer 2 Interrupt Enable bit 1 = Enables the Transmit Buffer 2 interrupt 0 = Disables the Transmit Buffer 2 interrupt
	bit 3	TXB1IE: Transmit Buffer 1 Interrupt Enable bit 1 = Enables the Transmit Buffer 1 interrupt 0 = Disables the Transmit Buffer 1 interrupt
	bit 2	TXB0IE: Transmit Buffer 0 Interrupt Enable bit 1 = Enables the Transmit Buffer 0 interrupt 0 = Disables the Transmit Buffer 0 interrupt
	bit 1	RXB1IE: Receive Buffer 1 Interrupt Enable bit 1 = Enables the Receive Buffer 1 interrupt 0 = Disables the Receive Buffer 1 interrupt
	bit 0	RXB0IE: Receive Buffer 0 Interrupt Enable bit 1 = Enables the Receive Buffer 0 interrupt 0 = Disables the Receive Buffer 0 interrupt

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 8-7: IPR REGISTERS

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0

	U-0	R/W-1	U-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP
	bit 7							bit 0

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPR3	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP
	bit 7							bit 0

IPR1 bit 7 **PSPIP:** Parallel Slave Port Read/Write Interrupt Priority bit
 1 = High priority
 0 = Low priority

Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'.

bit 6 **ADIP:** A/D Converter Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 5 **RCIP:** USART Receive Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 4 **TXIP:** USART Transmit Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 3 **SSPIP:** Master Synchronous Serial Port Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 2 **CCP1IP:** CCP1 Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 1 **TMR2IP:** TMR2 to PR2 Match Interrupt Priority bit
 1 = High priority
 0 = Low priority

bit 0 **TMR1IP:** TMR1 Overflow Interrupt Priority bit
 1 = High priority
 0 = Low priority

REGISTER 8-7: IPR REGISTERS (CONTINUED)

IPR2	bit 7	Unimplemented: Read as '0'
	bit 6	CMIP: Comparator Interrupt Priority bit 1 = High priority 0 = Low priority
	bit 5	Unimplemented: Read as '0'
	bit 4	EEIP: EEPROM Write Interrupt Priority bit 1 = High priority 0 = Low priority
	bit 3	BCLIP: Bus Collision Interrupt Priority bit 1 = High priority 0 = Low priority
	bit 2	LVDIP: Low Voltage Detect Interrupt Priority bit 1 = High priority 0 = Low priority
	bit 1	TMR3IP: TMR3 Overflow Interrupt Priority bit 1 = High priority 0 = Low priority
	bit 0	ECCP1IP: ECCP1 Interrupt Priority bit 1 = High priority 0 = Low priority
		Note: This bit is only available on the PIC18F458. For the PIC18F258, this bit is unimplemented and reads as '0'
	IPR3	bit 7
bit 6		WAKIP: Bus Activity Wake-up Interrupt Priority bit 1 = High priority 0 = Low priority
bit 5		ERRIP: CAN Bus Error Interrupt Priority bit 1 = High priority 0 = Low priority
bit 4		TXB2IP: Transmit Buffer 2 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 3		TXB1IP: Transmit Buffer 1 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 2		TXB0IP: Transmit Buffer 0 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 1		RXB1IP: Receive Buffer 1 Interrupt Priority bit 1 = High priority 0 = Low priority
bit 0		RXB0IP: Receive Buffer 0 Interrupt Priority bit 1 = High priority 0 = Low priority

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

8.1.6 INT INTERRUPTS

External interrupts on the RB0/INT0 and RB1/INT1 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxIF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxIE. Flag bit INTxIF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0 and INT1) can wake-up the processor from SLEEP, if bit INTxIE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, is determined by the value contained in the interrupt priority bits INT1IP (INTCON3 register). There is no priority bit associated with INT0; it is always a high priority interrupt source.

8.1.7 TMR0 INTERRUPT

In 8-bit mode (which is the default), an overflow (FFh → 00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFFh → 0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON register). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2 register). See Section 11.0 for further details on the Timer0 module.

8.1.8 PORTB INTERRUPT-ON-CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON register). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON register). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit RBIP (INTCON2 register).

8.2 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
MOVWF    W_TEMP          ; W_TEMP is in Low Access bank
MOVFF    STATUS, STATUS_TEMP ; STATUS_TEMP located anywhere
MOVFF    BSR, BSR_TEMP    ; BSR located anywhere
;
; USER ISR CODE
;
MOVFF    BSR_TEMP, BSR    ; Restore BSR
MOVFF    W_TEMP, W        ; Restore WREG
MOVFF    STATUS_TEMP, STATUS ; Restore STATUS
```

9.0 I/O PORTS

Depending on the device selected, there are up to eleven ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (Data Direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch).

The data latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

9.1 PORTA, TRISA and LATA Registers

PORTA is a 6-bit wide, bi-directional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). On a Power-on Reset, these pins are configured as inputs and read as '0'.

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

Read-modify-write operations on the LATA register, reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1). On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set, when using them as analog inputs.

EXAMPLE 9-1: INITIALIZING PORTA

```

CLRF   PORTA   ; Initialize PORTA by
              ; clearing output
              ; data latches

CLRF   LATA    ; Alternate method
              ; to clear output
              ; data latches

MOVLW  0x07   ; Configure A/D
MOVWF  ADCON1 ; for digital inputs

MOVLW  0xCF   ; Value used to
              ; initialize data
              ; direction

MOVWF  TRISA  ; Set RA3:RA0 as inputs
              ; RA5:RA4 as outputs
    
```

FIGURE 9-1: RA3:RA0 AND RA5 PINS BLOCK DIAGRAM




TABLE 9-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0/CVREF	bit0	TTL	Input/output or analog input, or analog comparator voltage reference output.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF-.
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit4	ST/OD	Input/output or external clock input for Timer0, output is open drain type.
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.
RA6/OSC2/CLKOUT	bit6	TTL	Input/output or oscillator clock output.

Legend: TTL = TTL input, ST = Schmitt Trigger input, OD = Open Drain

TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-00x 0000	-uuu uuuu
LATA	—	Latch A Data Output Register							-xxx xxxx	-uuu uuuu
TRISA	—	PORTA Data Direction Register							-111 1111	-111 1111
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	uu-- uuuu

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

PIC18FXX8

9.2 PORTB, TRISB and LATB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATB register, read and write the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output ; data latches
CLRF	LATB	; Alternate method ; to clear output ; data latches
MOVLW	0xCF	; Value used to ; initialize data ; direction
MOVWF	TRISB	; Set RB3:RB0 as inputs ; RB5:RB4 as outputs ; RB7:RB6 as inputs

FIGURE 9-4: RB7:RB4 PINS BLOCK DIAGRAM



Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPu (INTCON2 register). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'd together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON register).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB (except with the MOVWF instruction). This will end the mismatch condition.
- Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

FIGURE 9-5: RB1:RB0 PINS BLOCK DIAGRAM





FIGURE 9-6: RB2/CANTX BLOCK DIAGRAM



PIC18FXX8

FIGURE 9-7: BLOCK DIAGRAM OF RB3/CANRX PIN




TABLE 9-3: PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 0 input. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt 1 input. Internal software programmable weak pull-up.
RB2/CANTX	bit2	TTL	Input/output pin or CAN bus transmit pin.
RB3/CANRX	bit3	TTL	Input/output pin or CAN bus receive pin.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/PGM	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low voltage serial programming enable.
RB6/PGC	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

Note 2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
LATB	LATB Data Output Register								xxxx xxxx	uuuu uuuu
TRISB	PORTB Data Direction Register								1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	—	—	TMR0IP	—	RBIP	111- -1-1	111- -1-1
INTCON3	—	INT1IP	—	—	INT1IE	—	—	INT1IF	-1-- 0--0	-1-- 0--0

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

PIC18FXX8

9.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATC register, read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 9-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output,

while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

EXAMPLE 9-3: INITIALIZING PORTC

```

CLRF   PORTC   ; Initialize PORTC by
              ; clearing output
              ; data latches
CLRF   LATC    ; Alternate method
              ; to clear output
              ; data latches
MOVLW  0xCF   ; Value used to
              ; initialize data
              ; direction
MOVWF  TRISC   ; Set RC3:RC0 as inputs
              ; RC5:RC4 as outputs
              ; RC7:RC6 as inputs
    
```

FIGURE 9-8: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)




TABLE 9-5: PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	Input/output port pin or Synchronous Serial clock for SPI/I ² C.
RC4/SDI/SDA	bit4	ST	Input/output port pin or SPI Data in (SPI mode) or Data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin Addressable USART Asynchronous Transmit or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin Addressable USART Asynchronous Receive or Addressable USART Synchronous Data.

Legend: ST = Schmitt Trigger input

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register								xxxx xxxx	uuuu uuuu
TRISC	PORTC Data Direction Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged

PIC18FXX8

9.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bi-directional port. This port is only available on the PIC18F448 and PIC18F458. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a HI-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide micro-processor port (parallel slave port), by setting control bit PSPMODE (PSPCON register). In this mode, the

input buffers are TTL. See Section 6.0 for additional information on the Parallel Slave Port (PSP). Furthermore, PORTD is multiplexed with the comparator module and the ECCP module.

EXAMPLE 9-4: INITIALIZING PORTD

```

CLRWF  PORTD    ; Initialize PORTD by
                ; clearing output
                ; data latches
CLRWF  LATD     ; Alternate method
                ; to clear output
                ; data latches
MOVLW  0xCF     ; Value used to
                ; initialize data
                ; direction
MOVWF  TRISD    ; Set RD3:RD0 as inputs
                ; RD5:RD4 as outputs
                ; RD7:RD6 as inputs
    
```

FIGURE 9-9: PORTD BLOCK DIAGRAM IN I/O PORT MODE




TABLE 9-7: PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0/C1IN+	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0 or C1IN+ Comparator input.
RD1/PSP1/C1IN-	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1 or C1IN- Comparator input.
RD2/PSP2/C2IN+	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2 or C2IN+ Comparator input.
RD3/PSP3/C2IN-	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3 or C2IN- Comparator input.
RD4/PSP4/ECCP/PA	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4 or ECCP1/P1A pin.
RD5/PSP5/PB	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5 or ECCP1/P1B pin.
RD6/PSP6/PC	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6 or ECCP1/P1C pin.
RD7/PSP7/PD	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7 or ECCP1/P1D pin.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 9-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD Data Output Register								xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
PSPCON	IBF	OBF	IBOV	PSPMODE	—	—	—	—	0000 ----	0000 ----

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

TABLE 9-9: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/ \overline{RD} /AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or Read control input in Parallel Slave Port mode or analog input.
RE1/ \overline{WR} /C1OUT/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or Write control input in Parallel Slave Port mode. Comparator 1 output or analog input.
RE2/ \overline{CS} /C2OUT/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or Chip Select control input in Parallel Slave Port mode. Comparator 2 output or analog input.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

TABLE 9-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TRISE	PORTE Data Direction Control Register								---- -111	---- -111
PORTE	Read PORTE pin/Write PORTE Data Latch								---- -xxx	---- -uuu
LATE	Read PORTE Data Latch/Write PORTE Data Latch								---- -xxx	---- -uuu
PSPCON	IBF	OBF	IBOV	PSPMODE	—	—	—	—	0000 ----	0000 ----

Legend: x = unknown, u = unchanged

PIC18FXX8

NOTES:

PIC18FXX8

REGISTER 10-1: PSPCON REGISTER

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IBF	OBF	IBOV	PSPMODE	—	—	—	—

bit 7 bit 0

- bit 7 **IBF:** Input Buffer Full Status bit
1 = A word has been received and waiting to be read by the CPU
0 = No word has been received
- bit 6 **OBF:** Output Buffer Full Status bit
1 = The output buffer still holds a previously written word
0 = The output buffer has been read
- bit 5 **IBOV:** Input Buffer Overflow Detect bit (in Microprocessor mode)
1 = A write occurred when a previously input word has not been read
(must be cleared in software)
0 = No overflow occurred
- bit 4 **PSPMODE:** Parallel Slave Port Mode Select bit
1 = Parallel Slave Port mode
0 = General purpose I/O mode
- bit 3-0 **Unimplemented:** Read as '0'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 10-2: PARALLEL SLAVE PORT WRITE WAVEFORMS





FIGURE 10-3: PARALLEL SLAVE PORT READ WAVEFORMS



PIC18FXX8

TABLE 10-1: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	Port Data Latch when written; Port pins when read								xxxx xxxx	uuuu uuuu
LATD	LATD Data Output bits								xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction bits								1111 1111	1111 1111
PORTE	-	-	-	-	-	RE2	RE1	RE0	---- -000	---- -000
LATE	LATE Data Output bits								---- -xxx	---- -uuu
TRISE	PORTE Data Direction bits								---- -111	---- -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used by the Parallel Slave Port.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode, and FFFFh to 0000h in 16-bit mode
- Edge select for external clock

Register 11-1 shows the Timer0 Control register (T0CON).

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

Note: Timer0 is enabled on POR.

REGISTER 11-1: T0CON REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 **TMR0ON:** Timer0 On/Off Control bit
 1 = Enables Timer0
 0 = Stops Timer0
- bit 6 **T08BIT:** Timer0 8-bit/16-bit Control bit
 1 = Timer0 is configured as an 8-bit timer/counter
 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **T0CS:** Timer0 Clock Source Select bit
 1 = Transition on T0CKI pin
 0 = Internal instruction cycle clock (CLKOUT)
- bit 4 **T0SE:** Timer0 Source Edge Select bit
 1 = Increment on high-to-low transition on T0CKI pin
 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA:** Timer0 Prescaler Assignment bit
 1 = Timer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 **T0PS2:T0PS0:** Timer0 Prescaler Select bits
 111 = 1:256 prescale value
 110 = 1:128 prescale value
 101 = 1:64 prescale value
 100 = 1:32 prescale value
 011 = 1:16 prescale value
 010 = 1:8 prescale value
 001 = 1:4 prescale value
 000 = 1:2 prescale value

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE





FIGURE 11-2: TIMER0 BLOCK DIAGRAM IN 16-BIT MODE



11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0L register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0L register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment either on every rising, or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (TOSC). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF TMR0, MOVWF TMR0, BSF TMR0, x.... etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count but will not change the prescaler assignment.

11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on-the-fly” during program execution).

11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

11.4 16-bit Mode Timer Reads and Writes

Timer0 can be set in 16-bit mode by clearing T0CON T08BIT. Registers TMR0H and TMR0L are used to access 16-bit timer value.

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-1). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of buffered value of TMR0H, when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TMR0L	Timer0 Module's Low Byte Register								xxxx xxxx	uuuu uuuu
TMR0H	Timer0 Module's High Byte Register								0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	—	PORTA Data Direction Register ⁽¹⁾							--11 1111	--11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

Note 1: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read as '0'.

PIC18FXX8

12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter
(Two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module special event trigger

Register 12-1 shows the Timer1 control register. This register controls the operating mode of the Timer1 module as well as contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON register).

Figure 12-1 is a simplified block diagram of the Timer1 module.

Note: Timer1 is disabled on POR.

REGISTER 12-1: T1CON REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	–	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON
bit 7							bit 0

- bit 7 **RD16:** 16-bit Read/Write Mode Enable bit
 1 = Enables register read/write of Timer1 in one 16-bit operation
 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 6 **Unimplemented:** Read as '0'
- bit 5-4 **T1CKPS1:T1CKPS0:** Timer1 Input Clock Prescale Select bits
 11 = 1:8 Prescale value
 10 = 1:4 Prescale value
 01 = 1:2 Prescale value
 00 = 1:1 Prescale value
- bit 3 **T1OSCEN:** Timer1 Oscillator Enable bit
 1 = Timer1 oscillator is enabled
 0 = Timer1 oscillator is shut-off
 The oscillator inverter and feedback resistor are turned off to eliminate power drain.
- bit 2 **T1SYNC:** Timer1 External Clock Input Synchronization Select bit
When TMR1CS = 1:
 1 = Do not synchronize external clock input
 0 = Synchronize external clock input
When TMR1CS = 0:
 This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.
- bit 1 **TMR1CS:** Timer1 Clock Source Select bit
 1 = External clock from pin RC0/T1OSO/T13CK1 (on the rising edge)
 0 = Internal clock (Fosc/4)
- bit 0 **TMR1ON:** Timer1 On bit
 1 = Enables Timer1
 0 = Stops Timer1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON register).

When TMR1CS is clear, Timer1 increments every instruction cycle. When TMR1CS is set, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCE is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 15.0).

FIGURE 12-1: TIMER1 BLOCK DIAGRAM





FIGURE 12-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE



PIC18FXX8

12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON register). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 12-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	TBD ⁽¹⁾	TBD ⁽¹⁾
Crystal to be Tested:			
32.768 kHz	Epson C-001R32.768K-A	± 20 PPM	

- Note 1:** Microchip suggests 33 pF as a starting point in validating the oscillator circuit.
- 2:** Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
- 3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
- 4:** Capacitor values are for design guidance only.

12.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR registers). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE registers).

12.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note: The special event triggers from the CCP1 module will not set interrupt flag bit TMR1IF (PIR registers).

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCP1H:CCP1L registers pair, effectively becomes the period register for Timer1.

12.5 Timer1 16-bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON register) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1, without having to determine whether a read of the high byte, followed by a read of the low byte is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16-bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBFIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00 0000	u-uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Register 13-1 shows the Timer2 Control register. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON register) to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.

13.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock ($F_{osc}/4$) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON Register). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, PIR registers).

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- A write to the T2CON register
- Any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

Note: Timer2 is disabled on POR.

REGISTER 13-1: T2CON REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 **Unimplemented:** Read as '0'

bit 6-3 **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits

0000 = 1:1 Postscale

0001 = 1:2 Postscale

•
•
•

1111 = 1:16 Postscale

bit 2 **TMR2ON:** Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits

00 = Prescaler is 1

01 = Prescaler is 4

1x = Prescaler is 16

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8

13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.

13.3 Output of TMR2

The output of TMR2 (before the postscaler) is a clock input to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.

FIGURE 13-1: TIMER2 BLOCK DIAGRAM




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 Module's Register								0000 0000	0000 0000
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter
(Two 8-bit registers: TMR3H and TMR3L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 Control Register. This register controls the operating mode of the Timer3 module and sets the CCP and Enhanced CCP clock source.

Register 12-1 shows the Timer1 Control register. This register controls the operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

Note: Timer3 is disabled on POR.

REGISTER 14-1: T3CON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
							bit 0
bit 7							

- bit 7 **RD16:** 16-bit Read/Write Mode Enable bit
 1 = Enables register Read/Write of Timer3 in one 16-bit operation
 0 = Enables register Read/Write of Timer3 in two 8-bit operations
- bit 6,3 **T3ECCP1:T3CCP1:** Timer3 and Timer1 to CCPx Enable bits
 1x = Timer3 is the clock source for compare/capture CCP modules
 01 = Timer3 is the clock source for compare/capture of ECCP1,
 Timer1 is the clock source for compare/capture of CCP1
 00 = Timer1 is the clock source for compare/capture CCP modules
- bit 5-4 **T3CKPS1:T3CKPS0:** Timer3 Input Clock Prescale Select bits
 11 = 1:8 Prescale value
 10 = 1:4 Prescale value
 01 = 1:2 Prescale value
 00 = 1:1 Prescale value
- bit 2 **T3SYNC:** Timer3 External Clock Input Synchronization Control bit
 (Not usable if the system clock comes from Timer1/Timer3)
When TMR3CS = 1:
 1 = Do not synchronize external clock input
 0 = Synchronize external clock input
When TMR3CS = 0:
 This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
- bit 1 **TMR3CS:** Timer3 Clock Source Select bit
 1 = External clock input from Timer1 oscillator or T1CKI (on the rising edge after the first falling edge)
 0 = Internal clock (FOSC/4)
- bit 0 **TMR3ON:** Timer3 On bit
 1 = Enables Timer3
 0 = Stops Timer3

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

14.1 Timer3 Operation

Timer3 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON register).

When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input, or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRIS<1:0> value is ignored.

Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 14.0).

FIGURE 14-1: TIMER3 BLOCK DIAGRAM





FIGURE 14-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE



14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN bit (T1CON Register). The oscillator is a low power oscillator rated up to 200 kHz. Refer to "Timer1 Module", Section 12.0 for Timer1 oscillator details.

14.3 Timer3 Interrupt

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR3IF (PIR registers). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit TMR3IE (PIE registers).

14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note: The special event triggers from the CCP module will not set interrupt flag bit TMR3IF (PIR registers).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCP1H:CCP1L registers pair becomes the period register for Timer3. Refer to "Capture/Compare/PWM (CCP) Modules", Section 15.0 for CCP details.

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-0-0 0000	-0-0 0000
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register								xxxx xxxx	uuuu uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00 0000	u-uu uuuu
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

PIC18FXX8

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The CCP (Capture/Compare/PWM) module contains a 16-bit register that can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM Duty Cycle register. Table 15-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of ECCP1, with the exception of the special event trigger; CCP1 has the CAN message time stamp received (refer to

“CAN Module”, Section 19.0 for CAN operation), and ECCP1 has the enhanced PWM function. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 15-2 shows the interaction of the CCP modules.

Register 15-1 shows the CCPx Control registers (CCPxCON). For the CCP1 module, the register is called CCP1CON.

REGISTER 15-1: CCP1CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	
bit 7								bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5-4 **DCxB1:DCxB0:** PWM Duty Cycle bit1 and bit0

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSBs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 **CCPxM3:CCPxM0:** CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPxIF bit is set)

0011 = Capture mode, CAN message received (CCP1 only)

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)

1001 = Compare mode, initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)

1010 = Compare mode, generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected)

1011 = Compare mode, trigger special event (CCPIF bit is set, reset TMR1 or TMR3)

11xx = PWM mode

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8

15.1 CCP1 Module

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 15-1: CCP1 MODE - TIMER RESOURCE

CCP1 Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

15.2 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as:

- every falling edge
- every rising edge.
- every 4th rising edge
- every 16th rising edge.

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR registers) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

15.2.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer used with each CCP module is selected in the T3CON register.

TABLE 15-2: INTERACTION OF CCP1 AND ECCP1 MODULES

CCP1 or ECCP1 Mode	CCP1 or ECCP1 Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3, depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3, depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE registers) clear to avoid false interrupts and should clear the flag bit CCP1IF, following any such change in operating mode.

15.2.4 CCP1 PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the “false” interrupt.

15.2.5 CAN MESSAGE RECEIVED


The CAN capture event occurs when a message is received in either receive buffer. The CAN module provides a rising edge to the CCP1 module to cause a capture event. This feature is provided to time-stamp the received CAN messages.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

```

CLRf   CCP1CON, F ; Turn CCP module off
MOVLW  NEW_CAPT_PS ; Load WREG with the
                ; new prescaler mode
                ; value and CCP ON
MOVWF  CCP1CON    ; Load CCP1CON with
                ; this value
    
```

FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



PIC18FXX8

15.3 Compare Mode

In Compare mode, the 16-bit CCPR1 and ECCPR1 register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the CCP1 pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high to low or low to high)
- Remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0. At the same time, interrupt flag bit CCP1IF is set.

15.3.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the appropriate TRISC bit.

Note: Clearing the CCP1CON register will force the CCP1 compare output latch to the default low level. This is not the data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

15.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. Additionally, the ECCP1 Special Event Trigger will start an A/D conversion, if the A/D module is enabled.

Note: The Special Event trigger from the ECCP1 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Data Direction Register								1111 1111	1111 1111
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00 0000	u-uu uuuu
CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	- -00 0000	- -00 0000
ECCPR1L	Enhanced Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
ECCPR1H	Enhanced Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	0000 0000
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-0-0 0000	-0-0 0000
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register								xxxx xxxx	uuuu uuuu
TMR3H	Holding Register for the Most Significant Byte of the 16-bit TMR3 Register								xxxx xxxx	uuuu uuuu
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

15.4 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 15-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 15.4.3.

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 15-4: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

$$\text{PWM period} = [(PR2) + 1] \cdot 4 \cdot T_{osc} \cdot (\text{TMR2 prescale value})$$

PWM frequency is defined as $1 / [\text{PWM period}]$.

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 13.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSBs and the CCP1CON<5:4> contains the two LSBs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

$$\text{PWM duty cycle} = (\text{CCPR1L:CCP1CON<5:4>}) \cdot T_{osc} \cdot (\text{TMR2 prescale value})$$

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{F_{osc}}{F_{PWM}}\right)}{\log(2)} \text{ bits}$$

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

15.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
5. Configure the CCP1 module for PWM operation.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.76 kHz	39.06 kHz	156.3 kHz	312.5 kHz	416.6 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 15-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Data Direction Register								1111 1111	1111 1111
TMR2	Timer2 Module's Register								0000 0000	0000 0000
PR2	Timer2 Module's Period Register								1111 1111	1111 1111
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
CCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
CCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	- -00 0000	- -00 0000
ECCPR1L	Capture/Compare/PWM Register2 (LSB)								xxxx xxxx	uuuu uuuu
ECCPR1H	Capture/Compare/PWM Register2 (MSB)								xxxx xxxx	uuuu uuuu
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	0000 0000
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-0-0 0000	-0-0 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

PIC18FXX8

NOTES:

16.0 ENHANCED CAPTURE/ COMPARE/PWM(ECCP) MODULES

The ECCP (Enhanced Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register, or a PWM

Master/Slave Duty Cycle register. This module is only available on the PIC18F448 and PIC18F458. Table 16-1 shows the timer resources of the ECCP module modes.

Enhanced Capture/Compare/PWM Register1 (ECCPR1) is comprised of two 8-bit registers: ECCPR1L (low byte) and ECCPR1H (high byte). The ECCP1CON and ECCP1DEL registers control the operation of ECCP1. All are readable and writable.

REGISTER 16-1: ECCP1CON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0
bit 7							bit 0

- bit 7-6 **EPWM1M<1:0>**: PWM Output Configuration bits
If ECCP1M<3:2> = 00, 01, 10:
 xx = P1A assigned as Capture/Compare input; P1B, P1C, P1D assigned as port pins
If ECCP1M<3:2> = 11:
 00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins
 01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive
 10 = Half-bridge output; P1A, P1B modulated with deadband control; P1C, P1D assigned as port pins
 11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive
- bit 5-4 **EDC1B<1:0>**: PWM Duty Cycle Least Significant bits
Capture mode:
 Unused
Compare mode:
 Unused
PWM mode:
 These bits are the two LSBs of the PWM duty cycle. The eight MSBs are found in ECCPRnL.
- bit 3-0 **ECCP1M<3:0>**: ECCP1 Mode Select bits
 0000 = Capture/Compare/PWM off (resets ECCP module)
 0001 = Unused (reserved)
 0010 = Compare mode, toggle output on match (ECCP1IF bit is set)
 0011 = Unused (reserved)
 0100 = Capture mode, every falling edge
 0101 = Capture mode, every rising edge
 0110 = Capture mode, every 4th rising edge
 0111 = Capture mode, every 16th rising edge
 1000 = Compare mode, set output on match (ECCP1IF bit is set)
 1001 = Compare mode, clear output on match (ECCP1IF bit is set)
 1010 = Compare mode, generate software interrupt on match (ECCP1IF bit is set, ECCP1 pin is unaffected)
 1011 = Compare mode, trigger special event (CCP1IF bit is set; ECCP resets TMR1, and starts an A/D conversion, if the A/D module is enabled)
 1100 = PWM mode; P1A, P1C active high; P1B, P1D active high
 1101 = PWM mode; P1A, P1C active high; P1B, P1D active low
 1110 = PWM mode; P1A, P1C active low; P1B, P1D active high
 1111 = PWM mode; P1A, P1C active low; P1B, P1D active low

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

TABLE 16-1: ECCP1 MODE - TIMER RESOURCE

ECCP1 Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

16.1 Capture Mode

In Capture mode, ECCPR1H:ECCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RD4/ECCP1. An event is defined as:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

An event is selected by control bits ECCP1M3:ECCP1M0 (ECCP1CON<3:0>). When a capture is made, the interrupt request flag bit, ECCP1IF (PIR registers), is set. It must be cleared in software. If another capture occurs before the value in register ECCPR1 is read, the old captured value will be lost.

16.1.1 CCP PIN CONFIGURATION

In Capture mode, the RD4/ECCP1 pin should be configured as an input by setting the TRISD<4> bit.

Note: If the RD4/ECCP1 is configured as an output, a write to the port can cause a capture condition.

16.1.2 TIMER1/TIMER3 MODE SELECTION

The timers used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer used with each CCP module is selected in the T3CON register.

TABLE 16-2: INTERACTION OF CCP1 AND ECCP1 MODULES

CCP1 or ECCP1 Mode	CCP1 or ECCP1 Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3, depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None.
PWM	Compare	None.

16.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit ECCP1IE (PIE registers) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in operating mode.

16.1.4 ECCP1 PRESCALER


There are four prescaler settings, specified by bits ECCP1M<3:0>. Whenever the ECCP1 module is turned off, or the ECCP1 module is not in capture mode, the prescaler counter is cleared. This means that any RESET clears the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF   ECCP1CON, F ; Turn ECCP module off
MOVLW  NEW_CAPT_PS ; Load WREG with the
                        ; new prescaler mode
                        ; value and ECCP ON
MOVWF  ECCP1CON    ; Load ECCP1CON with
                        ; this value
```

FIGURE 16-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



16.2 Compare Mode

In Compare mode, the 16-bit ECCPR1H and ECCPR1L register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the ECCP1 pin can have one of the following actions:

- Driven high
- Driven low
- Toggle output (high to low or low to high)
- Remains unchanged

The action on the pin is based on the value of control bits ECCP1M3:ECCP1M0. At the same time, interrupt flag bit ECCP1IF is set.

16.2.1 ECCP1 PIN CONFIGURATION

The user must configure the ECCP1 pin as an output by clearing the appropriate TRISD bit.

Note: Clearing the ECCP1CON register will force the ECCP1 compare output latch to the default low level. This is not the data latch.

16.2.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode, if the ECCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

16.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt is chosen, the CCP1 pin is not affected. Only a ECCP interrupt is generated (if enabled).

PIC18FXX8

16.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of ECCP1 resets the TMR1 or TMR3 register pair. This allows the ECCP1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3. Additionally, the ECCP1 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special Event trigger from the ECCP1 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 16-2: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 16-3: REGISTERS ASSOCIATED WITH ENHANCED CAPTURE, COMPARE AND TIMER1


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	0-00 0000	u-uu uuuu
ECCPR1L	Capture/Compare/PWM Register1 (LSB)								xxxx xxxx	uuuu uuuu
ECCPR1H	Capture/Compare/PWM Register1 (MSB)								xxxx xxxx	uuuu uuuu
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

16.3 PWM Mode

In Pulse Width Modulation (PWM) mode, the ECCP module produces up to a 10-bit resolution PWM output. Figure 16-3 shows the simplified PWM block diagram.

FIGURE 16-3: SIMPLIFIED PWM BLOCK DIAGRAM



16.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

$$\text{PWM period} = (\text{PR2} + 1) \cdot 4 \cdot \text{Tosc} \cdot (\text{TMR2 prescale value})$$

PWM frequency is defined as $1 / [\text{PWM period}]$.

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (exception: if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is latched from ECCPR1L into ECCPR1H.

Note: The Timer2 postscaler is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

16.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the ECCPR1L register and to the ECCP1CON<5:4> bits. Up to 10-bit resolution is available. The ECCPR1L contains the eight MSBs and the ECCP1CON<5:4> contains the two LSBs. This 10-bit value is represented by ECCPR1L:ECCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

$$\text{PWM duty cycle} = (\text{ECCPR1L:ECCP1CON<5:4>}) \cdot \text{Tosc} \cdot (\text{TMR2 prescale value})$$

ECCPR1L and ECCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into ECCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, ECCPR1H is a read only register.

The ECCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the ECCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the ECCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{F_{\text{OSC}}}{F_{\text{PWM}}}\right)}{\log(2)} \text{ bits}$$

PIC18FXX8

Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

16.3.3 PWM OUTPUT CONFIGURATIONS

The EPWM1M<1:0> bits in the ECCP1CON register allows one of the following configurations:

- Single output
- Half-Bridge output
- Full-Bridge output, Forward mode
- Full-Bridge output, Reverse mode

In the Single Output mode, the RD4/ECCP1/P1A pin is used as the PWM output. Since the ECCP1 output is multiplexed with the PORTD<4> data latch, the TRISD<4> bit must be cleared to make the ECCP1 pin an output.

FIGURE 16-4: SINGLE PWM OUTPUT





FIGURE 16-5: EXAMPLE OF SINGLE OUTPUT APPLICATION



In the Half-Bridge Output mode, two pins are used as outputs. The RD4/PSP4/ECCP1/P1A pin has the PWM output signal, while the RD5/PSP5/P1B pin has the complementary PWM output signal. This mode can be used for half-bridge applications, as shown in Figure 16-7, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

Since the P1A and P1B outputs are multiplexed with the PORTD<4> and PORTD<5> data latches, the TRISD<4> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.


In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in bridge power devices. See Section 16.3.6 for more details of the deadband delay operations.

16.3.4 OUTPUT POLARITY CONFIGURATION

The ECCP1M<1:0> bits in the ECCP1CON register allow user to choose the logic conventions (asserted high/low) for each of the outputs.

The PWM output polarities must be selected before the PWM outputs are enabled. Changing the polarity configuration while the PWM outputs are active is not recommended, since it may result in unpredictable operation.

FIGURE 16-6: HALF-BRIDGE PWM OUTPUT



16.3.5 ENHANCED CCP AUTO-SHUTDOWN

When the ECCP is programmed for any of the PWM or Compare modes, the output pins associated with its function may be configured for Auto-Shutdown.

Auto-Shutdown allows the internal output of either of the two comparator modules, or the external interrupt 0, to asynchronously disable ECCP output pins. Thus, an external analog or digital event can discontinue an ECCP sequence. The comparator output(s) to be used is selected by setting the proper mode bits in the ECCPAS register. The comparator may be setup in any mode that generates an interrupt output. When a shutdown occurs, the selected output values (PSSACn, PSSBDn) are written to the ECCP port pins.

The internal shutdown signal is ANDed with the outputs and will immediately and asynchronously disable the outputs. If the internal shutdown is still in effect at the time a new cycle begins, that entire cycle is suppressed, thus eliminating narrow, glitchy pulses.

The ECCPASE bit is set by hardware upon a comparator event and can only be cleared in software. The ECCP outputs can be re-enabled only by clearing the ECCPASE bit.

The Auto-Shutdown mode can be manually entered by writing a '1' to the ECCPASE bit.

REGISTER 16-2: ECCPAS: ENHANCED CAPTURE/COMPARE/PWM/AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0
bit 7						bit 0	


- bit 7 **ECCPASE:** ECCP Auto-Shutdown Event Status bit
 0 = ECCP outputs enabled, no shutdown event
 1 = A shutdown event has occurred, must be reset in software to re-enable ECCP
- bit 6-4 **ECCPAS<2:0>:** ECCP Auto-Shutdown bits
 000 = No Auto-Shutdown enabled, comparators have no effect on ECCP
 001 = Comparator 1 output will cause shutdown
 010 = Comparator 2 output will cause shutdown
 011 = Either Comparator 1 or 2 can cause shutdown
 100 = EXTINT0
 101 = EXTINT0 or Comparator 1
 110 = EXTINT0 or Comparator 2
 111 = EXTINT0 or Comparator 1 or 2
- bit 3-2 **PSSACn:** Pin A and C Shutdown State Control bits
 00 = Drive Pins A and C to '0'
 01 = Drive Pins A and C to '1'
 1x = Pins A and C tri-state
- bit 1-0 **PSSBDn:** Pin B and D Shutdown State Control bits
 00 = Drive Pins B and D to '0'
 01 = Drive Pins B and D to '1'
 1x = Pins B and D tri-state

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8


FIGURE 16-7: EXAMPLE OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, RD4/PSP4/ECCP1/P1A pin is continuously active, and RD7/PSP7/P1D pin is modulated. In the Reverse mode, RD6/PSP6/P1C pin is continuously active, and RD5/PSP5/P1B pin is modulated.


P1A, P1B, P1C and P1D outputs are multiplexed with PORTD<4> and PORTD<5:7> data latches. TRISD<4> and TRISD<5:7> bits must be cleared to make the P1A, P1B, P1C, and P1D pins output.

FIGURE 16-8: FULL-BRIDGE PWM OUTPUT



PIC18FXX8

FIGURE 16-9: EXAMPLE OF FULL-BRIDGE APPLICATION



16.3.6 PROGRAMMABLE DEADBAND DELAY

In half-bridge or full-bridge applications, where all power switches are modulated at the PWM frequency at all times, the power switches normally require longer time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches will be on for a short period of time until one switch completely turns off. During this time, a very high current (called shoot-through current) flows through both power

switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on the power switch is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-6 for illustration. The ECCP1DEL register sets the amount of delay.

REGISTER 16-3: PWM DELAY REGISTER ECCP1DEL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EPDC7	EPDC6	EPDC5	EPDC4	EPDC3	EPDC2	EPDC1	EPDC0

bit 7

bit 0

bit 7-0

EPDC<7:0>: PWM Delay Count for Half-Bridge Output Mode bits

Number of $F_{osc}/4$ ($T_{osc} \cdot 4$) cycles between the P1A transition and the P1B transition

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared


x = Bit is unknown

16.3.7 DIRECTION CHANGE IN FULL-BRIDGE OUTPUT MODE

In the Full-Bridge Output mode, the EPWM1M1 bit in the ECCP1CON register allows user to control the Forward/Reverse direction. When the application firmware changes this direction control bit, the ECCP1 module will assume the new direction on the next PWM cycle. The current PWM cycle still continues, however,

the non-modulated outputs, P1A and P1C signals, will transition to the new direction T_{osc}, 4*T_{osc} or 16*T_{osc} (for Timer2 prescale T2CKRS<1:0> = 00, 01 and 1x, respectively) earlier, before the end of the period. During this transition cycle, the modulated outputs, P1B and P1D, will go to the inactive state. See Figure 16-10 for illustration.

FIGURE 16-10: PWM DIRECTION CHANGE



Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any deadband delay. In general, since only one output is modulated at all times, deadband delay is not required. However, there is a situation where a deadband delay might be required. This situation occurs when all of the following conditions are true:

1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
2. The turn off time of the power switch, including the power device and driver circuit, is greater than turn on time.


Figure 16-11 shows an example where the PWM direction changes from forward to reverse, at a near 100% duty cycle. At time t₁, the output P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn off time of the power devices is longer than the turn on time, a shoot-through current flows through the power devices, QB and QD, for the duration of $t = t_{off} - t_{on}$. The same phenomenon will occur to power devices, QC and QB, for PWM direction change from reverse to forward.

PIC18FXX8

If changing PWM direction at high duty cycle is required for the user's application, one of the following requirements must be met:

1. Avoid changing PWM output direction at or near 100% duty cycle.
2. Use switch drivers that compensate the slow turn off of the power devices. The total turn off time (t_{off}) of the power device and the driver must be less than the turn on time (t_{on}).

FIGURE 16-11: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE



16.3.8 SYSTEM IMPLEMENTATION

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller powers up, all of the I/O pins are in the high-impedance state. The external pull-up and pull-down resistors must keep the power switch devices in the off state, until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

16.3.9 START-UP CONSIDERATIONS

Prior to enabling the PWM outputs, the P1A, P1B, P1C and P1D latches may not be in the proper states. Enabling the TRISD bits for output at the same time with the ECCP1 module may cause damage to the power switch devices. The ECCP1 module must be enabled in the proper output mode with the TRISD bits enabled as inputs. Once the ECCP1 completes a full PWM cycle, the P1A, P1B, P1C and P1D output latches are properly initialized. At this time, the TRISD bits can be enabled for outputs to start driving the power switch devices. The completion of a full PWM cycle is indicated by the TMR2IF bit going from a '0' to a '1'.

16.3.10 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

1. Configure the PWM module:
 - a) Disable the ECCP1/P1A, P1B, P1C and/or P1D outputs by setting the respective TRISD bits.
 - b) Set the PWM period by loading the PR2 register.
 - c) Set the PWM duty cycle by loading the ECCPR1L register and ECCP1CON<5:4> bits.
 - d) Configure the ECCP1 module for the desired PWM operation, by loading the ECCP1CON register. With the ECCP1M<3:0> bits, select the active high/low levels for each PWM output. With the EPWM1M<1:0> bits, select one of the available output modes: Single, Half-Bridge, Full-Bridge, Forward or Full-Bridge Reverse.
 - e) For Half-Bridge Output mode, set the dead-band delay by loading the ECCP1DEL register.
2. Configure and start TMR2:
 - a) Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit in the PIR1 register.
 - b) Set the TMR2 prescale value by loading the T2CKPS<1:0> bits in the T2CON register.
 - c) Enable Timer2 by setting the TMR2ON bit in the T2CON register.
3. Enable PWM outputs after a new cycle has started:
 - a) Wait until TMR2 overflows (TMR2IF bit becomes a '1'). The new PWM cycle begins here.
 - b) Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRISD bits.

PIC18FXX8

TABLE 16-4: REGISTERS ASSOCIATED WITH CCP1 AND ECCP1

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
RCON	IPEN	—	—	RI	TO	PD	POR	BOR	0--1 11qq	0--q qquu
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-0-0 1111	-1-1 1111
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
T3CON	RD16	T3ECCP1	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
CCPR1H	Capture/Compare/PWM Register1 High Byte								xxxx xxxx	uuuu uuuu
CCPR1L	Capture/Compare/PWM Register1 Low Byte								xxxx xxxx	uuuu uuuu
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	--00 0000
ECCPR1H	Enhanced Capture/Compare/PWM Register2 High Byte								xxxx xxxx	uuuu uuuu
ECCPR1L	Enhanced Capture/Compare/PWM Register2 Low Byte								xxxx xxxx	uuuu uuuu
ECCP1CON	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	0000 0000
ECCPAS	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	0000 0000	0000 0000
ECCP1DEL	PWM2 Delay Register								0000 0000	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the CCP modules.

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface™ (SPI™)
- Inter-Integrated Circuit™ (I²C™)
 - Full Master mode
 - Slave mode (with general address call).

The I²C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode.

17.2 Control Registers

The MSSP module has three associated registers. These include a status register and two control registers.

Register 17-1 shows the MSSP Status Register (SSPSTAT), Register 17-2 shows the MSSP Control Register 1 (SSPCON1), and Register 17-3 shows the MSSP Control Register 2 (SSPCON2).

PIC18FXX8

REGISTER 17-1: SSPSTAT REGISTER

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	P	S	R/W	UA	BF

bit 7

bit 0

- bit 7 **SMP:** Sample bit
SPI Master mode:
 1 = Input data sampled at end of data output time
 0 = Input data sampled at middle of data output time
SPI Slave mode:
 SMP must be cleared when SPI is used in Slave mode
In I²C Master or Slave mode:
 1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)
 0 = Slew rate control enabled for high speed mode (400 kHz)
- bit 6 **CKE:** SPI Clock Edge Select bit
CKP = 0:
 1 = Data transmitted on rising edge of SCK
 0 = Data transmitted on falling edge of SCK
CKP = 1:
 1 = Data transmitted on falling edge of SCK
 0 = Data transmitted on rising edge of SCK
- bit 5 **D/A:** Data/Address bit (I²C mode only)
 1 = Indicates that the last byte received or transmitted was data
 0 = Indicates that the last byte received or transmitted was address
- bit 4 **P:** STOP bit
 (I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)
 1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET)
 0 = STOP bit was not detected last
- bit 3 **S:** START bit
 (I²C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)
 1 = Indicates that a START bit has been detected last (this bit is '0' on RESET)
 0 = START bit was not detected last
- bit 2 **R/W:** Read/Write bit information (I²C mode only)
 This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next START bit, STOP bit, or not ACK bit.
In I²C Slave mode:
 1 = Read
 0 = Write
In I²C Master mode:
 1 = Transmit is in progress
 0 = Transmit is not in progress
 OR-ing this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode.
- bit 1 **UA:** Update Address bit (10-bit I²C mode only)
 1 = Indicates that the user needs to update the address in the SSPADD register
 0 = Address does not need to be updated
- bit 0 **BF:** Buffer Full Status bit
Receive (SPI and I²C modes):
 1 = Receive complete, SSPBUF is full
 0 = Receive not complete, SSPBUF is empty
Transmit (I²C mode only):
 1 = Data transmit in progress (does not include the $\overline{\text{ACK}}$ and STOP bits), SSPBUF is full
 0 = Data transmit complete (does not include the $\overline{\text{ACK}}$ and STOP bits), SSPBUF is empty

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

REGISTER 17-2: SSPCON1 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0

bit 7

bit 0

bit 7 **WCOL:** Write Collision Detect bit

Master mode:

1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started

0 = No collision

Slave mode:

1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)

0 = No collision

bit 6 **SSPOV:** Receive Overflow Indicator bit

In SPI mode:

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. In Slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register (must be cleared in software).

0 = No overflow

In I²C mode:

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in Transmit mode (must be cleared in software).

0 = No overflow

bit 5 **SSPEN:** Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output

In SPI mode:

1 = Enables serial port and configures SCK, SDO, SDI, and \overline{SS} as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

In I²C mode:

1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins

0 = Disables serial port and configures these pins as I/O port pins

bit 4 **CKP:** Clock Polarity Select bit

In SPI mode:

1 = IDLE state for clock is a high level

0 = IDLE state for clock is a low level

In I²C Slave mode:

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch). (Used to ensure data setup time.)

In I²C Master mode:

Unused in this mode

bit 3-0 **SSPM3:SSPM0:** Synchronous Serial Port Mode Select bits

0000 = SPI Master mode, clock = Fosc/4

0001 = SPI Master mode, clock = Fosc/16

0010 = SPI Master mode, clock = Fosc/64

0011 = SPI Master mode, clock = TMR2 output/2

0100 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control enabled

0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin

0110 = I²C Slave mode, 7-bit address

0111 = I²C Slave mode, 10-bit address

1000 = I²C Master mode, clock = Fosc / (4 * (SSPADD+1))

1001 = Reserved

1010 = Reserved

1011 = I²C firmware controlled Master mode (Slave idle)

1100 = Reserved

1101 = Reserved

1110 = I²C Slave mode, 7-bit address with START and STOP bit interrupts enabled

1111 = I²C Slave mode, 10-bit address with START and STOP bit interrupts enabled

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8

REGISTER 17-3: SSPCON2 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

bit 7

bit 0

- bit 7 **GCEN:** General Call Enable bit (in I²C Slave mode only)
 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR
 0 = General call address disabled
- bit 6 **ACKSTAT:** Acknowledge Status bit (in I²C Master mode only)
In Master Transmit mode:
 1 = Acknowledge was not received from slave
 0 = Acknowledge was received from slave
- bit 5 **ACKDT:** Acknowledge Data bit (in I²C Master mode only)
In Master Receive mode:
 Value transmitted when the user initiates an Acknowledge sequence at the end of a receive
 1 = Not Acknowledge
 0 = Acknowledge
- bit 4 **ACKEN:** Acknowledge Sequence Enable bit (in I²C Master mode only)
In Master Receive mode:
 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit.
 Automatically cleared by hardware.
 0 = Acknowledge sequence idle
- bit 3 **RCEN:** Receive Enable bit (in I²C Master mode only)
 1 = Enables Receive mode for I²C
 0 = Receive idle
- bit 2 **PEN:** STOP Condition Enable bit (in I²C Master mode only)
SCK Release Control:
 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware.
 0 = STOP condition idle
- bit 1 **RSEN:** Repeated START Condition Enabled bit (in I²C Master mode only)
 1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared
 by hardware.
 0 = Repeated START condition idle
- bit 0 **SEN:** START Condition Enabled bit (in I²C Master mode only)
 1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware.
 0 = START condition idle

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the IDLE mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The buffer full (BF) bit (SSPSTAT register) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT register) indicates the various status conditions.

17.3.2 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1 register), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the \overline{SS} bit. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- \overline{SS} must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	GOTO	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.


The clock polarity is selected by appropriately programming the CKP bit (SSPCON1 register). This, then, would give waveforms for SPI communication as shown in Figure 17-2, Figure 17-4, and Figure 17-5, where the MSb is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- $F_{osc}/4$ (or T_{cy})
- $F_{osc}/16$ (or $4 \cdot T_{cy}$)
- $F_{osc}/64$ (or $16 \cdot T_{cy}$)
- $\text{Timer2 output}/2$

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-2 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 17-2: SPI MODE WAVEFORM (MASTER MODE)



PIC18FXX8

17.3.4 SLAVE MODE

In Slave mode, the data is transmitted and received at the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times, as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

17.3.5 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The Data Latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.

Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.

2: If the SPI is used in Slave mode with CKE set, then the \overline{SS} pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the \overline{SS} pin to a high level, or clearing the SSPIF bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

FIGURE 17-3: SLAVE SYNCHRONIZATION WAVEFORM




FIGURE 17-4: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



PIC18FXX8

17.3.6 SLEEP OPERATION

In Master mode, all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode and data to be shifted into the SPI transmit/receive shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and, if enabled, will wake the device from SLEEP.

17.3.7 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

17.3.8 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 17-1: SPI BUS MODES

Standard SPI Mode Terminology	Control Bits State	
	CKP	CKE
0, 0	0	1
0, 1	0	0
1, 0	1	1
1, 1	1	0

There is also a SMP bit that controls when the data will be sampled.

TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS	
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u	
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000	
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000	
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000	
TRISC	PORTC Data Direction Register								1111 1111	1111 1111	
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu	
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000	
TRISA	—	PORTA Data Direction Register ⁽¹⁾								--11 1111	--11 1111
SSPSTAT	SMP	CKE	D/A	P	S	R/W	UA	BF	0000 0000	0000 0000	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used by the MSSP in SPI mode.

Note 1: Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO oscillator modes only. In all other oscillator modes, they are disabled and read '0'.


17.4 MSSP I²C Operation

The MSSP module in I²C mode, fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware, to determine a free bus (Multi-Master mode). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

The MSSP module functions are enabled by setting MSSP Enable bit SSPEN (SSPCON1 register).

FIGURE 17-6: MSSP BLOCK DIAGRAM (I²C MODE)



The MSSP module has these six registers for I²C operation:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) - Not directly accessible
- MSSP Address Register (SSPADD).

The SSPCON1 register allows control of the I²C operation. The SSPM3:SSPM0 mode selection bits (SSPCON1 register) allow one of the following I²C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPAD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I²C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I²C firmware controlled master operation, slave is idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to be inputs by setting the appropriate TRISC bits.

17.4.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

If either or both of the following conditions are true, the MSSP module will not give this ACK pulse:

- The buffer full bit BF (SSPCON1 register) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON1 register) was set before the transfer was received.

In this event, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR registers) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

17.4.1.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit BF is set.
- c) An \overline{ACK} pulse is generated.
- d) MSSP interrupt flag bit, SSPIF (PIR registers), is set on the falling edge of the ninth SCL pulse (interrupt is generated, if enabled).

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSb) of the first address byte specify if this is a 10-bit address. The R/W bit (SSPSTAT register) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSb's of the address.

The sequence of events for 10-bit addressing is as follows, with steps 7-9 for slave-transmitter:

1. Receive first (high) byte of address (the SSPIF, BF and UA bits (SSPSTAT register) are set).
2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
4. Receive second (low) byte of address (bits SSPIF, BF, and UA are set).
5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
7. Receive Repeated START condition.
8. Receive first (high) byte of address (bits SSPIF and BF are set).
9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

17.4.1.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no Acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT register) is set, or bit SSPOV (SSPCON1 register) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR registers) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

17.4.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON1 register). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-8).

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 17-7: I²C SLAVE MODE WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)





FIGURE 17-8: I²C SLAVE MODE WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



PIC18FXX8

17.4.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that, the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with $R/\bar{W} = 0$.


The general call address is recognized (enabled) when the General Call Enable (GCEN) bit is set (SSPCON2 register). Following a START bit detect, eight bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF bit is set (eighth bit), and on the falling edge of the ninth bit (\bar{ACK} bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT register). If the general call address is sampled when the GCEN bit is set, and while the slave is configured in 10-bit address mode, then the second half of the address is not necessary. The UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 17-9).

FIGURE 17-9: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT ADDRESS)



17.4.3 MASTER MODE

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set, or the bus is idle, with both the S and P bits clear.

In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge transmit
- Repeated START condition


17.4.4 I²C MASTER MODE SUPPORT

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once Master mode is enabled, the user has the following six options:

1. Assert a START condition on SDA and SCL.
2. Assert a Repeated START condition on SDA and SCL.
3. Write to the SSPBUF register initiating transmission of data/address.
4. Generate a STOP condition on SDA and SCL.
5. Configure the I²C port to receive data.
6. Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP module, when configured in I²C Master mode, does not allow queuing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission, before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

FIGURE 17-10: MSSP BLOCK DIAGRAM (I²C MASTER MODE)



PIC18FXX8

17.4.4.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I²C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

A typical transmit sequence would go as follows:

- a) The user generates a START condition by setting the START Enable (SEN) bit (SSPCON2 register).
- b) SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- c) The user loads the SSPBUF with the address to transmit.
- d) Address is shifted out the SDA pin until all eight bits are transmitted.
- e) The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
- f) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- g) The user loads the SSPBUF with eight bits of data.
- h) Data is shifted out the SDA pin until all eight bits are transmitted.
- i) The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit (SSPCON2 register).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP Enable bit PEN (SSPCON2 register).
- l) Interrupt is generated once the STOP condition is complete.

17.4.5 BAUD RATE GENERATOR

In I²C Master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 17-11). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is dec-

remented twice per instruction cycle (TCY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically. If clock arbitration is taking place, for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 17-12).

FIGURE 17-11: BAUD RATE GENERATOR BLOCK DIAGRAM





FIGURE 17-12: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



PIC18FXX8

17.4.6 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START Condition Enable (SEN) bit (SSPCON2 register). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition, and causes the S bit (SSPSTAT register) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2 register) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low and the START condition is complete.


Note: If, at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the START condition is aborted, and the I²C module is reset into its IDLE state.

17.4.6.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queuing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

FIGURE 17-13: FIRST START BIT TIMING



17.4.7 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2 register) is programmed high and the I²C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG, while SCL is high. Following this, the RSEN bit (SSPCON2 register) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held high. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT register) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

2: A bus collision during the Repeated START condition occurs if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode), or eight bits of data (7-bit mode).

17.4.7.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queuing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

FIGURE 17-14: REPEAT START CONDITION WAVEFORM



17.4.8 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address, is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification, parameter 106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification, parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF bit is cleared and the master releases SDA, allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-15).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit, are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2 register). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF bit is cleared and the baud rate generator is turned off, until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.8.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT register) is set when the CPU writes to SSPBUF, and is cleared when all eight bits are shifted out.

17.4.8.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur). WCOL must be cleared in software.

17.4.8.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2 register) is cleared when the slave has sent an Acknowledge (ACK = 0), and is set when the slave does not Acknowledge (ACK = 1). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

17.4.9 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2 register).

Note: The MSSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the RCEN bit is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge Sequence Enable bit ACKEN (SSPCON2 register).

17.4.9.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

17.4.9.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF bit is already set from a previous reception.

17.4.9.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-15: I²C MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)





FIGURE 17-16: I²C MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)



17.4.10 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN (SSPCON2 register). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge Data bit (ACKDT) is presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 17-17).

17.4.10.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.11 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2 register). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT register) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-18).

17.4.11.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-17: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-18: STOP CONDITION RECEIVE OR TRANSMIT MODE



PIC18FXX8

17.4.12 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 17-19).


17.4.13 SLEEP OPERATION

While in SLEEP mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

17.4.14 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

FIGURE 17-19: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



17.4.15 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT register) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In Multi-Master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

Arbitration can be lost in the following states:

- Address transfer
- Data transfer
- A START condition
- A Repeated START condition
- An Acknowledge condition

17.4.16 MULTI-MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats

high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag (BCLIF) and reset the I²C port to its IDLE state (Figure 17-20).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF bit is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the I²C bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.

FIGURE 17-20: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



PIC18FXX8

17.4.16.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- SDA or SCL are sampled low at the beginning of the START condition (Figure 17-21).
- SCL is sampled low before SDA is asserted low (Figure 17-22).

During a START condition, both the SDA and the SCL pins are monitored, if:

the SDA pin is already low,
or the SCL pin is already low,

then:

the START condition is aborted,
and the BCLIF flag is set,
and the MSSP module is reset to its IDLE state
(Figure 17-21).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-23). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pin is sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition, is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.

FIGURE 17-21: BUS COLLISION DURING START CONDITION (SDA ONLY)




FIGURE 17-22: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 17-23: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



PIC18FXX8

17.4.16.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', see Figure 17-24). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition (Figure 17-25).

If at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.

FIGURE 17-24: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 17-25: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



17.4.16.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-26). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-27).

FIGURE 17-26: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 17-27: BUS COLLISION DURING A STOP CONDITION (CASE 2)



PIC18FXX8

NOTES:

18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, Serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous - Master (half duplex)
- Synchronous - Slave (half duplex).

The SPEN (RCSTA register) and the TRISC<7> bits have to be set, and the TRISC<6> bit must be cleared, in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

Register 18-1 shows the Transmit Status and Control Register (TXSTA) and Register 18-2 shows the Receive Status and Control Register (RXSTA).

REGISTER 18-1: TXSTA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
			bit 7				bit 0

- bit 7 **CSRC:** Clock Source Select bit
Asynchronous mode:
 Don't care
Synchronous mode:
 1 = Master mode (Clock generated internally from BRG)
 0 = Slave mode (Clock from external source)
- bit 6 **TX9:** 9-bit Transmit Enable bit
 1 = Selects 9-bit transmission
 0 = Selects 8-bit transmission
- bit 5 **TXEN:** Transmit Enable bit
 1 = Transmit enabled
 0 = Transmit disabled
Note: SREN/CREN overrides TXEN in SYNC mode.
- bit 4 **SYNC:** USART Mode Select bit
 1 = Synchronous mode
 0 = Asynchronous mode
- bit 3 **Unimplemented:** Read as '0'
- bit 2 **BRGH:** High Baud Rate Select bit
Asynchronous mode:
 1 = High speed
 0 = Low speed
Synchronous mode:
 Unused in this mode
- bit 1 **TRMT:** Transmit Shift Register Status bit
 1 = TSR empty
 0 = TSR full
- bit 0 **TX9D:** 9th bit of Transmit Data
 Can be Address/Data bit or a parity bit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGISTER 18-2: RCSTA REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

- bit 7 **SPEN:** Serial Port Enable bit
1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)
0 = Serial port disabled
- bit 6 **RX9:** 9-bit Receive Enable bit
1 = Selects 9-bit reception
0 = Selects 8-bit reception
- bit 5 **SREN:** Single Receive Enable bit
Asynchronous mode:
Don't care
Synchronous mode - Master:
1 = Enables single receive
0 = Disables single receive
(This bit is cleared after reception is complete.)
Synchronous mode - Slave:
Unused in this mode
- bit 4 **CREN:** Continuous Receive Enable bit
Asynchronous mode:
1 = Enables continuous receive
0 = Disables continuous receive
Synchronous mode:
1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
0 = Disables continuous receive
- bit 3 **ADDEN:** Address Detect Enable bit
Asynchronous mode 9-bit (RX9 = 1):
1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8> is set
0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit
- bit 2 **FERR:** Framing Error bit
1 = Framing error (can be updated by reading RCREG register and receive next valid byte)
0 = No framing error
- bit 1 **OERR:** Overrun Error bit
1 = Overrun error (can be cleared by clearing bit CREN)
0 = No overrun error
- bit 0 **RX9D:** 9th bit of Received Data
Can be Address/Data bit or a parity bit

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

18.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA register) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined.

Example 18-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz
 Desired Baud Rate = 9600
 BRGH = 0
 SYNC = 0.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the $F_{osc}/(16(X + 1))$ equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate	=	$F_{osc} / (64 (X + 1))$
Solving for X:		
X	=	$((F_{osc} / \text{Desired Baud Rate}) / 64) - 1$
X	=	$((16000000 / 9600) / 64) - 1$
X	=	$[25.042] = 25$
Calculated Baud Rate	=	$16000000 / (64 (25 + 1))$
	=	9615
Error	=	$\frac{(\text{Calculated Baud Rate} - \text{Desired Baud Rate})}{\text{Desired Baud Rate}}$
	=	$(9615 - 9600) / 9600$
	=	0.16%

TABLE 18-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = $F_{osc}/(64(X+1))$	Baud Rate = $F_{osc}/(16(X+1))$
1	(Synchronous) Baud Rate = $F_{osc}/(4(X+1))$	NA

Legend: X = value in SPBRG (0 to 255)

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

PIC18FXX8

TABLE 18-3: BAUD RATES FOR SYNCHRONOUS MODE

BAUD RATE (Kbps)	Fosc = 40 MHz			33 MHz			25 MHz			20 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	NA	-	-	NA	-	-
19.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
76.8	76.92	+0.16	129	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64
96	96.15	+0.16	103	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51
300	303.03	+1.01	32	294.64	-1.79	27	297.62	-0.79	20	294.12	-1.96	16
500	500	0	19	485.30	-2.94	16	480.77	-3.85	12	500	0	9
HIGH	10000	-	0	8250	-	0	6250	-	0	5000	-	0
LOW	39.06	-	255	32.23	-	255	24.41	-	255	19.53	-	255

BAUD RATE (Kbps)	Fosc = 16 MHz			10 MHz			7.15909 MHz			5.0688 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.62	+0.23	185	9.60	0	131
19.2	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92	19.20	0	65
76.8	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22	74.54	-2.94	16
96	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	307.70	+2.56	12	312.50	+4.17	7	298.35	-0.57	5	316.80	+5.60	3
500	500	0	7	500	0	4	447.44	-10.51	3	422.40	-15.52	2
HIGH	4000	-	0	2500	-	0	1789.80	-	0	1267.20	-	0
LOW	15.63	-	255	9.77	-	255	6.99	-	255	4.95	-	255

BAUD RATE (Kbps)	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.30	+1.14	26
1.2	NA	-	-	NA	-	-	1.20	+0.16	207	1.17	-2.48	6
2.4	NA	-	-	NA	-	-	2.40	+0.16	103	2.73	+13.78	2
9.6	9.62	+0.16	103	9.62	+0.23	92	9.62	+0.16	25	8.20	-14.67	0
19.2	19.23	+0.16	51	19.04	-0.83	46	19.23	+0.16	12	NA	-	-
76.8	76.92	+0.16	12	74.57	-2.90	11	83.33	+8.51	2	NA	-	-
96	1000	+4.17	9	99.43	+3.57	8	83.33	-13.19	2	NA	-	-
300	333.33	+11.11	2	298.30	-0.57	2	250	-16.67	0	NA	-	-
500	500	0	1	447.44	-10.51	1	NA	-	-	NA	-	-
HIGH	1000	-	0	894.89	-	0	250	-	0	8.20	-	0
LOW	3.91	-	255	3.50	-	255	0.98	-	255	0.03	-	255

TABLE 18-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD RATE (Kbps)	Fosc = 40 MHz			33 MHz			25 MHz			20 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255

BAUD RATE (Kbps)	Fosc = 16 MHz			10 MHz			7.15909 MHz			5.0688 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255

BAUD RATE (Kbps)	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

PIC18FXX8

TABLE 18-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (Kbps)	Fosc = 40 MHz			33 MHz			25 MHz			20 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	8.06	-	255	6.10	-	255	4.88	-	255

BAUD RATE (Kbps)	Fosc = 16 MHz			10 MHz			7.15909 MHz			5.0688 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

BAUD RATE (Kbps)	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

18.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA register). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing the SYNC bit (TXSTA register).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver.

18.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The TSR register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG register is empty and flag bit TXIF (PIR registers) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE registers). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA register) shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.


Note 1: The TSR register is not mapped in data memory, so it is not available to the user.

2: Flag bit TXIF is set when enable bit TXEN is set.

Steps to follow when setting up an Asynchronous Transmission:

1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 18.1).
2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Load data to the TXREG register (starts transmission).

FIGURE 18-1: USART TRANSMIT BLOCK DIAGRAM



PIC18FXX8

FIGURE 18-2: ASYNCHRONOUS TRANSMISSION




FIGURE 18-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBFIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.
Shaded cells are not used for Asynchronous Transmission.

PIC18FXX8

FIGURE 18-5: ASYNCHRONOUS RECEPTION




TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

18.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA register). In addition, enable bit SPEN (RCSTA register) is set, in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA register).

18.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (serial) Shift register (TSR). The shift register obtains its data from the Read/Write Transmit Buffer register (TXREG). The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcy), the TXREG is empty and interrupt

bit TXIF (PIR registers) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE registers). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA register) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

1. Initialize the SPBRG register for the appropriate baud rate (Section 18.1).
2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set bit TX9.
5. Enable the transmission by setting bit TXEN.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Start transmission by loading data to the TXREG register.

TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

PIC18FXX8

FIGURE 18-6: SYNCHRONOUS TRANSMISSION





FIGURE 18-7: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



18.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Master mode is selected, reception is enabled by setting either enable bit SREN (RCSTA register), or enable bit CREN (RCSTA register). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

Steps to follow when setting up a Synchronous Master Reception:


1. Initialize the SPBRG register for the appropriate baud rate (Section 18.1).
2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
3. Ensure bits CREN and SREN are clear.
4. If interrupts are desired, set enable bit RCIE.
5. If 9-bit reception is desired, set bit RX9.
6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
9. Read the 8-bit received data by reading the RCREG register.
10. If any error occurred, clear the error by clearing bit CREN.

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
	PSPIE	ADIP	RCIP	TXIP	SSPIE	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Reception.

FIGURE 18-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



18.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode, in that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA register).

18.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Transmission:

1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
2. Clear bits CREN and SREN.
3. If interrupts are desired, set enable bit TXIE.
4. If 9-bit transmission is desired, set bit TX9.
5. Enable the transmission by setting enable bit TXEN.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Start transmission by loading data to the TXREG register.

18.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the ST.REP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

Steps to follow when setting up a Synchronous Slave Reception:

1. Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
2. If interrupts are desired, set enable bit RCIE.
3. If 9-bit reception is desired, set bit RX9.
4. To enable reception, set enable bit CREN.
5. Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
7. Read the 8-bit received data by reading the RCREG register.
8. If any error occurred, clear the error by clearing bit CREN.

TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

TABLE 18-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	USART Receive Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Reception.

PIC18FXX8

NOTES:

19.0 CAN MODULE

19.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other peripherals or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller, implementing the CAN 2.0 A/B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN2.0B Passive, and CAN 2.0B Active versions of the protocol. The module implementation is a Full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN1.2, CAN2.0A and CAN2.0B
- Standard and extended data frames
- 0 - 8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Support for remote frames
- Double buffered receiver with two prioritized received message storage buffers
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer, and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low power SLEEP mode

19.1.1 OVERVIEW OF THE MODULE

The CAN bus module consists of a Protocol Engine and message buffering and control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the 2 receive registers.

The CAN Module supports the following Frame types:


- Standard Data Frame
- Extended Data Frame
- Remote Frame
- Error Frame
- Overload Frame Reception
- Interframe Space

19.1.2 TRANSMIT/RECEIVE BUFFERS

The PIC18FXX8 has three transmit and two receive buffers, two acceptance masks (one for each receive buffer), and a total of six acceptance filters. Figure 19-1 is a block diagram of these buffers and their connection to the protocol engine.

PIC18FXX8

FIGURE 19-1: CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM



19.2 Control Registers for the CAN Module

19.2.1 CAN CONTROL AND STATUS REGISTERS

Note: Not all CAN registers are available in the access bank.

This section shows the CAN Control and Status registers.

There are many registers associated with the CAN module. Descriptions of these registers are grouped into sections. These sections are:

- Control and Status Registers
- Transmit Buffer Registers
- Receive Buffer Registers
- Baud Rate Control Registers
- Interrupt Status and Control Registers

REGISTER 19-1: CANCON – CAN CONTROL REGISTER

R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	—
							bit 0
bit 7							

bit 7-5 **REQOP2:REQOP0:** Request CAN Operation Mode bits

1xx = Request Configuration mode
 011 = Request Listen Only mode
 010 = Request Loopback mode
 001 = Request Disable mode
 000 = Request Normal mode

bit 4 **ABAT:** Abort All Pending Transmissions bit
 1 = Abort all pending transmissions (in all transmit buffers)
 0 = Transmissions proceeding as normal

bit 3-1 **WIN2:WIN0:** Window Address bits
 This selects which of the CAN buffers to switch into the access bank area. This allows access to the buffer registers from any data memory bank. After a frame has caused an interrupt, the ICODE3:ICODE0 bits can be copied to the WIN3:WIN0 bits to select the correct buffer. See Example 19-1 for code example.

111 = Receive Buffer 0
 110 = Receive Buffer 0
 101 = Receive Buffer 1
 100 = Transmit Buffer 0
 011 = Transmit Buffer 1
 010 = Transmit Buffer 2
 001 = Receive Buffer 0
 000 = Receive Buffer 0

bit 0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 19-2: CANSTAT – CAN STATUS REGISTER

R-1	R-0	R-0	U-0	R-0	R-0	R-0	U-0
OPMODE2	OPMODE1	OPMODE0	—	ICODE2	ICODE1	ICODE0	—
bit 7							bit 0

bit 7-5 **OPMODE2:OPMODE0:** Operation Mode Status bits

111 = Reserved
 110 = Reserved
 101 = Reserved
 100 = Configuration mode
 011 = Listen Only mode
 010 = Loopback mode
 001 = Disable mode
 000 = Normal mode

Note: Before the device goes into SLEEP mode, select Disable mode.

bit 4 **Unimplemented:** Read as '0'

bit 3-1 **ICODE2:ICODE0:** Interrupt Code bits

When an interrupt occurs, a prioritized coded interrupt value will be present in the ICODE3:ICODE0 bits. These codes indicate the source of the interrupt. The ICODE3:ICODE0 bits can be copied to the WIN3:WIN0 bits to select the correct buffer to map into the Access Bank area. See Example 19-1 for code example.

111 = Wake-up on Interrupt
 110 = RXB0 Interrupt
 101 = RXB1 Interrupt
 100 = TXB0 Interrupt
 011 = TXB1 Interrupt
 010 = TXB2 Interrupt
 001 = Error Interrupt
 000 = No Interrupt

bit 0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

EXAMPLE 19-1: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

```

; Save application required context.
; Poll interrupt flags and determine source of interrupt
; This was found to be CAN interrupt
; TempCANCON and TempCANSTAT are variables defined in Access Bank low
movff  CANCON, TempCANCON          ; Save CANCON.WIN bits
                                        ; This is required to prevent CANCON
                                        ; from corrupting CAN buffer access
                                        ; in-progress while this interrupt
                                        ; occurred

movff  CANSTAT, TempCANSTAT        ; Save CANSTAT register
                                        ; This is required to make sure that
                                        ; we use same CANSTAT value rather
                                        ; than one changed by another CAN
                                        ; interrupt.

movf   TempCANSTAT, W              ; Retrieve ICODE bits
andlw  b'00001110'
addwf  PCL, F                      ; Perform computed GOTO
                                        ; to corresponding interrupt cause

bra    NoInterrupt                ; 000 = No interrupt
bra    ErrorInterrupt             ; 001 = Error interrupt
bra    TXB2Interrupt              ; 010 = TXB2 interrupt
bra    TXB1Interrupt              ; 011 = TXB1 interrupt
bra    TXB0Interrupt              ; 100 = TXB0 interrupt
bra    RXB1Interrupt              ; 101 = RXB1 interrupt
bra    RXB0Interrupt              ; 110 = RXB0 interrupt
                                        ; 111 = Wake-up on interrupt

WakeupInterrupt
bcf    PIR3, WAKIF                ; Clear the interrupt flag
;
; User code to handle wake-up procedure
;
; Continue checking for other interrupt source or return from here
...

NoInterrupt
...                                ; PC should never vector here. User may
                                        ; place a trap such as infinite loop or pin/port
                                        ; indication to catch this error.

ErrorInterrupt
bcf    PIR3, ERRIF                ; Clear the interrupt flag
...
retfie                             ; Handle error.

TXB2Interrupt
bcf    PIR3, TXB2IF               ; Clear the interrupt flag
goto   AccessBuffer

TXB1Interrupt
bcf    PIR3, TXB1IF               ; Clear the interrupt flag
goto   AccessBuffer

TXB0Interrupt
bcf    PIR3, TXB0IF               ; Clear the interrupt flag
goto   AccessBuffer

RXB1Interrupt
bcf    PIR3, RXB1IF               ; Clear the interrupt flag
goto   Accessbuffer

```

PIC18FXX8

EXAMPLE 19-1: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

```
RXB0Interrupt
  bcf   PIR3, RXB0IF           ; Clear the interrupt flag
  goto  AccessBuffer

AccessBuffer
  ; This is either TX or RX interrupt
  ; Copy CANCON.ICODE bits to CANSTAT.WIN bits
  movf  TempCANCON, W          ; Clear CANCON.WIN bits before copying
                                       ; new ones.
  andlw b'11110001'           ; Use previously saved CANCON value to
                                       ; make sure same value.
  movwf TempCANCON             ; Copy masked value back to TempCANCON
  movf  TempCANSTAT, W         ; Retrieve ICODE bits
  andlw b'00001110'           ; Use previously saved CANSTAT value
                                       ; to make sure same value.

  iorwf TempCANCON             ; Copy ICODE bits to WIN bits.
  movff TempCANCON, CANCON     ; Copy the result to actual CANCON

  ; Access current buffer...
  ; Your code

  ; Restore CANCON.WIN bits
  movf  CANCON, W              ; Preserve current non WIN bits
  andlw b'11110001'           ; Restore original WIN bits
  iorwf TempCANCON

  ; Do not need to restore CANSTAT - it is read-only register.
  ; Return from interrupt or check for another module interrupt source
```

REGISTER 19-3: COMSTAT – COMMUNICATION STATUS REGISTER

R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
RXB0OVFL	RXB1OVFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN
bit 7							bit 0

- bit 7 **RXB0OVFL:** Receive Buffer 0 Overflow bit
1 = Receive Buffer 0 overflowed
0 = Receive Buffer 0 has not overflowed
- bit 6 **RXB1OVFL:** Receive Buffer 1 Overflow bit
1 = Receive Buffer 1 overflowed
0 = Receive Buffer 1 has not overflowed
- bit 5 **TXBO:** Transmitter Bus Off bit
1 = Transmit Error Counter > 255
0 = Transmit Error Counter ≤ 255
- bit 4 **TXBP:** Transmitter Bus Passive bit
1 = Transmission Error Counter > 127
0 = Transmission Error Counter ≤ 127
- bit 3 **RXBP:** Receiver Bus Passive bit
1 = Receive Error Counter > 127
0 = Receive Error Counter ≤ 127
- bit 2 **TXWARN:** Transmitter Warning bit
1 = $127 \geq$ Transmit Error Counter > 95
0 = Transmit Error Counter ≤ 95
- bit 1 **RXWARN:** Receiver Warning bit
1 = $127 \geq$ Receive Error Counter > 95
0 = Receive Error Counter ≤ 95
- bit 0 **EWARN:** Error Warning bit
This bit is a flag of the RXWARN and TXWARN bits
1 = The RXWARN or the TXWARN bits are set
0 = Neither the RXWARN or the TXWARN bits are set

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

19.2.2 CAN TRANSMIT BUFFER REGISTERS

This section describes the CAN Transmit Buffer Register and the associated Transmit Buffer Control Registers.

REGISTER 19-4: TXBnCON – TRANSMIT BUFFER n CONTROL REGISTER

U-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
—	TXABT	TXLARB	TXERR	TXREQ	—	TXPRI1	TXPRIO
bit 7					bit 0		

- bit 7 **Unimplemented:** Read as '0'
- bit 6 **TXABT:** Transmission Aborted Status bit
1 = Message was aborted
0 = Message was not aborted
- bit 5 **TXLARB:** Transmission Lost Arbitration Status bit
1 = Message lost arbitration while being sent
0 = Message did not lose arbitration while being sent
- bit 4 **TXERR:** Transmission Error Detected Status bit
1 = A bus error occurred while the message was being sent
0 = A bus error did not occur while the message was being sent
- bit 3 **TXREQ:** Transmit Request Status bit
1 = Requests sending a message. Clears the TXABT, TXLARB, and TXERR bits.
0 = Automatically cleared when the message is successfully sent

Note: Clearing this bit in software while the bit is set, will request a message abort.

- bit 2 **Unimplemented:** Read as '0'
- bit 1-0 **TXPRI1:TXPRIO:** Transmit Priority bits
11 = Priority Level 3 (Highest Priority)
10 = Priority Level 2
01 = Priority Level 1
00 = Priority Level 0 (Lowest Priority)

Note: These bits set the order in which Transmit buffer will be transferred. They do not alter CAN message identifier.

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

REGISTER 19-5: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3

bit 7

bit 0

bit 7-0 **SID10:SID3:** Standard Identifier bits, if EXIDE = 0 (TXBnSID Register)
Extended Identifier bits EID28:EID21, if EXIDE = 1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-6: TXBnSIDL – TRANSMIT BUFFER n STANDARD IDENTIFIER LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16

bit 7

bit 0

bit 7-5 **SID2:SID0:** Standard Identifier bits, if EXIDE = 0
Extended Identifier bits EID20:EID18, if EXIDE = 1

bit 4 **Unimplemented:** Read as '0'

bit 3 **EXIDE:** Extended Identifier Enable bit
1 = Message will transmit Extended ID, SID10:SID0 becomes EID28:EID18
0 = Message will transmit Standard ID, EID17:EID0 are ignored

bit 2 **Unimplemented:** Read as '0'

bit 1-0 **EID17:EID16:** Extended Identifier bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-7: TXBnEIDH – TRANSMIT BUFFER n EXTENDED IDENTIFIER HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8

bit 7

bit 0

bit 7-0 **EID15:EID8:** Extended Identifier bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 19-8: TXBnEIDL – TRANSMIT BUFFER n EXTENDED IDENTIFIER LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0 **EID7:EID0:** Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-9: TXBnDm – TRANSMIT BUFFER n DATA FIELD BYTE m REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
TXBnDm7	TXBnDm6	TXBnDm5	TXBnDm4	TXBnDm3	TXBnDm2	TXBnDm1	TXBnDm0
bit 7							bit 0

bit 7-0 **TXBnDm7:TXBnDm0:** Transmit Buffer n Data Field Byte m bits (where $0 \leq n < 3$ and $0 < m < 8$)
 Each Transmit Buffer has an array of registers. For example, Transmit buffer 0 has 7 registers: TXB0D0 to TXB0D7.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-10: TXBnDLC – TRANSMIT BUFFER n DATA LENGTH CODE REGISTER

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
–	TXRTR	–	–	DLC3	DLC2	DLC1	DLC0
bit 7				bit 0			

- bit 7 **Unimplemented:** Read as '0'
- bit 6 **TXRTR:** Transmission Frame Remote Transmission Request bit
 1 = Transmitted message will have TXRTR bit set
 0 = Transmitted message will have TXRTR bit cleared
- bit 5-4 **Unimplemented:** Read as '0'
- bit 3-0 **DLC3:DLC0:** Data Length Code bits
 1111 = Reserved
 1110 = Reserved
 1101 = Reserved
 1100 = Reserved
 1011 = Reserved
 1010 = Reserved
 1001 = Reserved
 1000 = Data Length = 8 bytes
 0111 = Data Length = 7 bytes
 0110 = Data Length = 6 bytes
 0101 = Data Length = 5 bytes
 0100 = Data Length = 4 bytes
 0011 = Data Length = 3 bytes
 0010 = Data Length = 2 bytes
 0001 = Data Length = 1 bytes
 0000 = Data Length = 0 bytes

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-11: TXERRCNT – TRANSMIT ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

- bit 7-0 **TEC7:TEC0:** Transmit Error Counter bits
 This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

19.2.3 CAN RECEIVE BUFFER REGISTERS

This section shows the Receive Buffer registers with their associated control registers.

REGISTER 19-12: RXB0CON – RECEIVE BUFFER 0 CONTROL REGISTER

R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R/W-0
RXFUL	RXM1	RXM0	—	RXRTRRO	RXB0DBEN	JTOFF	FILHIT0
bit 7							bit 0

Note: Bits RXFUL, RXM1 and RXM0 of RXB0CON are not mirrored in RXB1CON.

bit 7 **RXFUL:** Receive Full Status bit
1 = Receive buffer contains a received message
0 = Receive buffer is open to receive a new message

Note: This bit is set by the CAN module and should be cleared by software after the buffer is read.

bit 6-5 **RXM1:RXM0:** Receive Buffer Mode bits
11 = Receive all messages (including those with errors)
10 = Receive only valid messages with extended identifier
01 = Receive only valid messages with standard identifier
00 = Receive all valid messages

bit 4 **Unimplemented:** Read as '0'

bit 3 **RXRTRRO:** Receive Remote Transfer Request Read Only bit
1 = Remote transfer request
0 = No remote transfer request

bit 2 **RXB0DBEN:** Receive Buffer 0 Double Buffer Enable bit
1 = Receive Buffer 0 overflow will write to Receive Buffer 1
0 = No Receive Buffer 0 overflow to Receive Buffer 1

bit 1 **JTOFF:** Jump Table Offset bit (read only copy of RX0DBEN)
1 = Allows Jump Table offset between 6 and 7
0 = Allows Jump Table offset between 1 and 0

Note: This bit allows same filter jump table for both RXB0CON and RXB1CON.

bit 0 **FILHIT0:** Filter Hit bit
This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0
1 = Acceptance Filter 1 (RXF1)
0 = Acceptance Filter 0 (RXF0)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

REGISTER 19-13: RXB1CON – RECEIVE BUFFER 1 CONTROL REGISTER

R/C-0	R/W-0	R/W-0	U-0	R-0	R-0	R-0	R-0
RXFUL	RXM1	RXM0	—	RXRTRRO	FILHIT2	FILHIT1	FILHIT0
bit 7							bit 0

Note: Bits RXFUL, RXM1 and RXM0 of RXB1CON are not mirrored in RXB0CON.

bit 7 **RXFUL:** Receive Full Status bit
 1 = Receive buffer contains a received message
 0 = Receive buffer is open to receive a new message

Note: This bit is set by the CAN module and should be cleared by software after the buffer is read.

bit 6-5 **RXM1:RXM0:** Receive Buffer Mode bits
 11 = Receive all messages (including those with errors)
 10 = Receive only valid messages with extended identifier
 01 = Receive only valid messages with standard identifier
 00 = Receive all valid messages

bit 4 **Unimplemented:** Read as '0'

bit 3 **RXRTRRO:** Receive Remote Transfer Request bit (read only)
 1 = Remote transfer request
 0 = No remote transfer request

bit 2-0 **FILHIT2:FILHIT0:** Filter Hit bits
 These bits indicate which acceptance filter enabled the last message reception into Receive Buffer 1
 111 = Reserved
 110 = Reserved
 101 = Acceptance Filter 5 (RXF5)
 100 = Acceptance Filter 4 (RXF4)
 011 = Acceptance Filter 3 (RXF3)
 010 = Acceptance Filter 2 (RXF2)
 001 = Acceptance Filter 1 (RXF1) only possible when RXB0DBEN bit is set
 000 = Acceptance Filter 0 (RXF0) only possible when RXB0DBEN bit is set

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-14: RXBnSIDH – RECEIVE BUFFER n STANDARD IDENTIFIER HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

bit 7-0 **SID10:SID3:** Standard Identifier bits, if EXID = 0 (RXBnSIDL Register)
 Extended Identifier bits EID28:EID21, if EXID = 1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 19-15: RXBnSIDL – RECEIVE BUFFER n STANDARD IDENTIFIER LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	SRR	EXID	–	EID17	EID16
bit 7						bit 0	

- bit 7-5 **SID2:SID0:** Standard Identifier bits, if EXID = 0
Extended Identifier bits EID20:EID18, if EXID = 1
- bit 4 **SRR:** Substitute Remove Request bit (only when EXID = '1')
1 = Remote transfer request occurred
0 = No remote transfer request occurred
- bit 3 **EXID:** Extended Identifier bit
1 = Received message is an Extended Data Frame, SID10:SID0 are EID28:EID18
0 = Received message is a Standard Data Frame
- bit 2 **Unimplemented:** Read as '0'
- bit 1-0 **EID17:EID16:** Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-16: RXBnEIDH – RECEIVE BUFFER n EXTENDED IDENTIFIER HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7						bit 0	

- bit 7-0 **EID15:EID8:** Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-17: RXBnEIDL – RECEIVE BUFFER n EXTENDED IDENTIFIER LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7						bit 0	

- bit 7-0 **EID7:EID0:** Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-18: RXBnDLC – RECEIVE BUFFER n DATA LENGTH CODE REGISTER

U-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

- bit 7 **Unimplemented:** Read as '0'
- bit 6 **RXRTR:** Receiver Remote Transmission Request bit
1 = Remote transfer request
0 = No remote transfer request
- bit 5 **RB1:** Reserved bit 1
Reserved by CAN Spec and read as '0'
- bit 4 **RB0:** Reserved bit 0
Reserved by CAN Spec and read as '0'
- bit 3-0 **DLC3:DLC0:** Data Length Code bits
1111 = Invalid
1110 = Invalid
1101 = Invalid
1100 = Invalid
1011 = Invalid
1010 = Invalid
1001 = Invalid
1000 = Data Length = 8 bytes
0111 = Data Length = 7 bytes
0110 = Data Length = 6 bytes
0101 = Data Length = 5 bytes
0100 = Data Length = 4 bytes
0011 = Data Length = 3 bytes
0010 = Data Length = 2 bytes
0001 = Data Length = 1 bytes
0000 = Data Length = 0 bytes

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-19: RXBnDm – RECEIVE BUFFER n DATA FIELD BYTE m REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
RXBnDm7	RXBnDm6	RXBnDm5	RXBnDm4	RXBnDm3	RXBnDm2	RXBnDm1	RXBnDm0
bit 7							bit 0

- bit 7-0 **RXBnDm7:RXBnDm0:** Receive Buffer n Data Field Byte m bits (where $0 \leq n < 1$ and $0 < m < 7$)
 Each Receive Buffer has an array of registers. For example, Receive buffer 0 has 8 registers: RXB0D0 to RXB0D7.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 19-20: RXERRCNT – RECEIVE ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0

bit 7 bit 0

bit 7-0

REC7:REC0: Receive Error Counter bits

This register contains the Receive Error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error-passive state. RXERRCNT does not have the ability to put the module in "Bus-Off" state.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

19.2.4 MESSAGE ACCEPTANCE FILTERS

This subsection describes the Message Acceptance filters.

REGISTER 19-21: RXFnSIDH – RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER HIGH BYTE

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
							bit 0

bit 7-0 **SID10:SID3:** Standard Identifier Filter bits, if EXIDEN = 0
Extended Identifier Filter bits EID28:EID21, if EXIDEN = 1

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-22: RXFnSIDL – RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER LOW BYTE

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16
						bit 0	

bit 7-5 **SID2:SID0:** Standard Identifier Filter bits, if EXIDEN = 0
Extended Identifier Filter bits EID20:EID18, if EXIDEN = 0

bit 4 **Unimplemented:** Read as '0'

bit 3 **EXIDEN:** Extended Identifier Filter Enable bit
1 = Filter will only accept Extended ID messages
0 = Filter will only accept Standard ID messages

bit 2 **Unimplemented:** Read as '0'

bit 1-0 **EID17:EID16:** Extended Identifier Filter bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIC18FXX8

REGISTER 19-23: RXFnEIDH – RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER HIGH BYTE

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8

bit 7 bit 0

bit 7-0 **EID15:EID8:** Extended Identifier Filter bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-24: RXFnEIDL – RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

bit 7 bit 0

bit 7-0 **EID7:EID0:** Extended Identifier Filter bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-25: RXMnSIDH – RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3

bit 7 bit 0

bit 7-0 **SID10:SID3:** Standard Identifier Mask bits, or Extended Identifier Mask bits EID28:EID21

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-26: RXMnSIDL – RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	R/W-x	R/W-x
SID2	SID1	SID0	–	–	–	EID17	EID16

bit 7 bit 0

- bit 7-5 **SID2:SID0:** Standard Identifier Mask bits, or Extended Identifier Mask bits EID20:EID18
- bit 4-2 **Unimplemented:** Read as '0'
- bit 1-0 **EID17:EID16:** Extended Identifier Mask bits

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

REGISTER 19-27: RXMnEIDH – RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK HIGH BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8

bit 7 bit 0

- bit 7-0 **EID15:EID8:** Extended Identifier Mask bits

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

REGISTER 19-28: RXMnEIDL – RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK LOW BYTE REGISTER

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0

bit 7 bit 0

- bit 7-0 **EID7:EID0:** Extended Identifier Mask bits

Legend:							
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

PIC18FXX8

19.2.5 CAN BAUD RATE REGISTERS

This subsection describes the CAN Baud Rate registers.

REGISTER 19-29: BRGCON1 – BAUD RATE CONTROL REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0
bit 7							bit 0

bit 7-6 **SJW1:SJW0:** Synchronized Jump Width bits
 11 = Synchronization Jump Width Time = 4 x T_Q
 10 = Synchronization Jump Width Time = 3 x T_Q
 01 = Synchronization Jump Width Time = 2 x T_Q
 00 = Synchronization Jump Width Time = 1 x T_Q

bit 5-0 **BRP5:BRP0:** Baud Rate Prescaler bits
 111111 = T_Q = (2 x 64)/F_{OSC}
 111110 = T_Q = (2 x 63)/F_{OSC}
 :
 :
 000001 = T_Q = (2 x 2)/F_{OSC}
 000000 = T_Q = (2 x 1)/F_{OSC}

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: This register is accessible in Configuration mode only.

REGISTER 19-30: BRGCON2 – BAUD RATE CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0
bit 7							bit 0

- bit 7 **SEG2PHTS:** Phase Segment 2 Time Select bit
 1 = Freely programmable
 0 = Maximum of PHEG1 or Information Processing Time (IPT), whichever is greater
- bit 6 **SAM:** Sample of the CAN Bus Line bit
 1 = Bus line is sampled three times prior to the sample point
 0 = Bus line is sampled once at the sample point
- bit 5-3 **SEG1PH2:SEG1PH0:** Phase Segment 1 bits
 111 = Phase Segment 1 Time = 8 x T_Q
 110 = Phase Segment 1 Time = 7 x T_Q
 101 = Phase Segment 1 Time = 6 x T_Q
 100 = Phase Segment 1 Time = 5 x T_Q
 011 = Phase Segment 1 Time = 4 x T_Q
 010 = Phase Segment 1 Time = 3 x T_Q
 001 = Phase Segment 1 Time = 2 x T_Q
 000 = Phase Segment 1 Time = 1 x T_Q
- bit 2-0 **PRSEG2:PRSEG0:** Propagation Time Select bits
 111 = Propagation Time = 8 x T_Q
 110 = Propagation Time = 7 x T_Q
 101 = Propagation Time = 6 x T_Q
 100 = Propagation Time = 5 x T_Q
 011 = Propagation Time = 4 x T_Q
 010 = Propagation Time = 3 x T_Q
 001 = Propagation Time = 2 x T_Q
 000 = Propagation Time = 1 x T_Q

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

Note: This register is accessible in Configuration mode only.

PIC18FXX8

REGISTER 19-31: BRGCON3 – BAUD RATE CONTROL REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	WAKFIL	—	—	—	SEG2PH2	SEG2PH1	SEG2PH0
bit 7					bit 0		

- bit 7 **Unimplemented:** Read as '0'
- bit 6 **WAKFIL:** Selects CAN Bus Line Filter for Wake-up bit
 1 = Use CAN bus line filter for wake-up
 0 = CAN bus line filter is not used for wake-up
- bit 5-3 **Unimplemented:** Read as '0'
- bit 2-0 **SEG2PH2:SEG2PH0:** Phase Segment 2 Time Select bits
 111 = Phase Segment 2 Time = 8 x T_Q
 110 = Phase Segment 2 Time = 7 x T_Q
 101 = Phase Segment 2 Time = 6 x T_Q
 100 = Phase Segment 2 Time = 5 x T_Q
 011 = Phase Segment 2 Time = 4 x T_Q
 010 = Phase Segment 2 Time = 3 x T_Q
 001 = Phase Segment 2 Time = 2 x T_Q
 000 = Phase Segment 2 Time = 1 x T_Q

Note: Ignored if SEG2PHTS bit is clear.

Legend:
 R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
 - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

19.2.6 CAN MODULE I/O CONTROL REGISTER

This subsection describes the CAN Module I/O Control register.

REGISTER 19-32: CIOCON – CAN I/O CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	—	ENDRHI	CANCAP	—	—	—	—
bit 7						bit 0	

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **ENDRHI:** Enable Drive High bit
 1 = CANTX pin will drive V_{DD} when recessive
 0 = CANTX pin will tri-state when recessive

bit 4 **CANCAP:** CAN Message Receive Capture Enable bit
 1 = Enable CAN capture, CAN message receive signal replaces input on RC2/CCP1
 0 = Disable CAN capture, RC2/CCP1 input to CCP1 module

bit 3-0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

19.2.7 CAN INTERRUPT REGISTERS

REGISTER 19-33: PIR3 – PERIPHERAL INTERRUPT FLAG REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF
bit 7							bit 0

- bit 7 **IRXIF:** CAN Invalid Received Message Interrupt Flag bit
 1 = An invalid message has occurred on the CAN bus
 0 = No invalid message on CAN bus
- bit 6 **WAKIF:** CAN Bus Activity Wake-up Interrupt Flag bit
 1 = Activity on CAN bus has occurred
 0 = No activity on CAN bus
- bit 5 **ERRIF:** CAN Bus Error Interrupt Flag bit
 1 = An error has occurred in the CAN module (multiple sources)
 0 = No CAN module errors
- bit 4 **TXB2IF:** CAN Transmit Buffer 2 Interrupt Flag bit
 1 = Transmit Buffer 2 has completed transmission of a message, and may be reloaded
 0 = Transmit Buffer 2 has not completed transmission of a message
- bit 3 **TXB1IF:** CAN Transmit Buffer 1 Interrupt Flag bit
 1 = Transmit Buffer 1 has completed transmission of a message, and may be reloaded
 0 = Transmit Buffer 1 has not completed transmission of a message
- bit 2 **TXB0IF:** CAN Transmit Buffer 0 Interrupt Flag bit
 1 = Transmit Buffer 0 has completed transmission of a message, and may be reloaded
 0 = Transmit Buffer 0 has not completed transmission of a message
- bit 1 **RXB1IF:** CAN Receive Buffer 1 Interrupt Flag bit
 1 = Receive Buffer 1 has received a new message
 0 = Receive Buffer 1 has not received a new message
- bit 0 **RXB0IF:** CAN Receive Buffer 0 Interrupt Flag bit
 1 = Receive Buffer 0 has received a new message
 0 = Receive Buffer 0 has not received a new message

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 19-34: PIE3 – PERIPHERAL INTERRUPT ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE
bit 7							bit 0

- bit 7 **IRXIE:** CAN Invalid Received Message Interrupt Enable bit
 1 = Enable invalid message received interrupt
 0 = Disable invalid message received interrupt
- bit 6 **WAKIE:** CAN Bus Activity Wake-up Interrupt Enable bit
 1 = Enable bus activity wake-up interrupt
 0 = Disable bus activity wake-up interrupt
- bit 5 **ERRIE:** CAN Bus Error Interrupt Enable bit
 1 = Enable CAN bus error interrupt
 0 = Disable CAN bus error interrupt
- bit 4 **TXB2IE:** CAN Transmit Buffer 2 Interrupt Enable bit
 1 = Enable Transmit Buffer 2 interrupt
 0 = Disable Transmit Buffer 2 interrupt
- bit 3 **TXB1IE:** CAN Transmit Buffer 1 Interrupt Enable bit
 1 = Enable Transmit Buffer 1 interrupt
 0 = Disable Transmit Buffer 1 interrupt
- bit 2 **TXB0IE:** CAN Transmit Buffer 0 Interrupt Enable bit
 1 = Enable Transmit Buffer 0 interrupt
 0 = Disable Transmit Buffer 0 interrupt
- bit 1 **RXB1IE:** CAN Receive Buffer 1 Interrupt Enable bit
 1 = Enable Receive Buffer 1 interrupt
 0 = Disable Receive Buffer 1 interrupt
- bit 0 **RXB0IE:** CAN Receive Buffer 0 Interrupt Enable bit
 1 = Enable Receive Buffer 0 interrupt
 0 = Disable Receive Buffer 0 interrupt

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX8

REGISTER 19-35: IPR3 – PERIPHERAL INTERRUPT PRIORITY REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP

bit 7

bit 0

- bit 7 **IRXIP:** CAN Invalid Received Message Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 6 **WAKIP:** CAN Bus Activity Wake-up Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 5 **ERRIP:** CAN bus Error Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 4 **TXB2IP:** CAN Transmit Buffer 2 Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 3 **TXB1IP:** CAN Transmit Buffer 1 Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 2 **TXB0IP:** CAN Transmit Buffer 0 Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 1 **RXB1IP:** CAN Receive Buffer 1 Interrupt Priority bit
 1 = High priority
 0 = Low priority
- bit 0 **RXB0IP:** CAN Receive Buffer 0 Interrupt Priority bit
 1 = High priority
 0 = Low priority

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

TABLE 19-1: CAN CONTROLLER REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	—	F5Fh	—	F3Fh	—	F1Fh	RXM1EIDL
F7Eh	—	F5Eh	CANSTATRO1	F3Eh	CANSTATRO3	F1Eh	RXM1EIDH
F7Dh	—	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	—	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	—	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	—	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	—	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	—	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	—	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	—	F2Fh	—	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTATRO2	F2Eh	CANSTATRO4	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note: Shaded registers are available in Access Bank Low area, while the rest are available in Bank 15.

19.3 CAN Modes of Operation

The PIC18FXX8 has the following modes of operation. These modes are:

- Configuration mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Loopback mode
- Error Recognition mode (selected through CANRXM bits)

Modes are requested by setting the REQOP bits, except the Error Recognition mode, which is requested through the CANRXM bits. Entry into a mode is acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

19.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting REQOP2 bit. Only when the status bit OPMODE2 has a high level, can the initialization be performed. Afterwards, the configuration registers, the acceptance mask registers, and the acceptance filter registers can be written. The module is activated by setting the control bits CFGREQ to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the Configuration mode while a transmission is taking place. The CONFIG bit serves as a lock to protect the following registers.

- Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to configuration registers that are access restricted in other modes.

19.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however, any pending interrupts will remain and the error counters will retain their value.

If REQOP<2:0> is set to 001, the module will enter the module Disable mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an idle bus, then accept the module disable command. OPMODE<2:0> = 001 indicates whether the module successfully went into module Disable mode

The WAKIF interrupt is the only module interrupt that is still active in the module Disable mode. If the WAKIE is set, the processor will receive an interrupt whenever the CAN bus detects a dominant state, as occurs with a SOF.

The I/O pins will revert to normal I/O function when the module is in the module Disable mode.

19.3.3 NORMAL MODE

This is the standard operating mode of the PIC18FXX8. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18FXX8 will transmit messages over the CAN bus.

19.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18FXX8 to receive all messages, including messages with errors. This mode can be used for bus monitor applications, or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

19.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers, without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The TXCAN pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

19.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. The Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to 11. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface. In addition, the data which was on the internal sampling of the CAN bus at the error time and the state vector of the protocol state machine and the bit counter CntCan, are stored in registers and can be read.

19.4 CAN Message Transmission

19.4.1 TRANSMIT BUFFERS

The PIC18FXX8 implements three Transmit Buffers. Each of these buffers occupies 14 bytes of SRAM and are mapped into the device memory maps.

For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the TXBnSIDH, TXBnSIDL, and TXBnDLC registers must be loaded. If data bytes are present in the message, the TXBnDm registers must also be loaded. If the message is to use extended identifiers, the TXBnEIDm registers must also be loaded and the EXIDE bit set.

Prior to sending the message, the MCU must initialize the TXInE bit to enable or disable the generation of an interrupt when the message is sent. The MCU must also initialize the TXP priority bits (see Section 19.4.2).

19.4.2 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18FXX8, of the pending transmittable messages. This is independent from, and not related to, any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If TXP bits for a particular message buffer are set to 11, that buffer has the highest possible priority. If TXP bits for a particular message buffer are 00, that buffer has the lowest possible priority.

19.4.3 INITIATING TRANSMISSION

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted.

When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared.

Setting the TXREQ bit does not initiate a message transmission, it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.


When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set, and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

19.4.4 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXBnCON.TXREQ bit, associated with the corresponding message buffer. Setting CANCON.ABAT bit will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets TXBnCON.ABTF bits. If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the ABTF bit will not be set, because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the ABTF bit will be set, indicating that the message was successfully aborted.

FIGURE 19-2: TRANSMIT MESSAGE FLOW CHART



19.5 Message Reception

19.5.1 RECEIVE MESSAGE BUFFERING

The PIC18FXX8 includes two full receive buffers with multiple acceptance filters for each. There is also a separate Message Assembly Buffer (MAB), which acts as a third receive buffer (see Figure 19-3).

19.5.2 RECEIVE BUFFERS

Of the three receive buffers, the MAB is always committed to receiving the next message from the bus. The remaining two receive buffers are called RXB0 and RXB1 and can receive a complete message from the protocol engine. The MCU can access one buffer while the other buffer is available for message reception, or holding a previously received message.

The MAB assembles all messages received. These messages will be transferred to the RXBn buffers, only if the acceptance filter criteria are met.

Note: The entire contents of the MAB are moved into the receive buffer once a message is accepted. This means that, regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

When a message is moved into either of the receive buffers, the appropriate RXBnIF bit is set. This bit must be cleared by the MCU when it has completed processing the message in the buffer, in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the MCU has finished with the message before the PIC18FXX8 attempts to load a new message into the receive buffer. If the RXBnIE bit is set, an interrupt will be generated to indicate that a valid message has been received.

19.5.3 RECEIVE PRIORITY

RXB0 is the higher priority buffer and has two message acceptance filters associated with it. RXB1 is the lower priority buffer and has four acceptance filters associated with it. The lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer. Additionally, the RXB0CON register can be configured such that if RXB0 contains a valid message, and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1, regardless of the acceptance criteria of RXB1. There are also two programmable acceptance filter masks available, one for each receive buffer (see Section 4.5).

When a message is received, bits <3:0> of the RXBnCON register will indicate the acceptance filter number that enabled reception, and whether the received message is a remote transfer request.

The RXM bits set special receive modes. Normally, these bits are set to 00 to enable reception of all valid messages, as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit in the acceptance filter register. If the RXM bits are set to 01 or 10, the receiver will accept only messages with standard or extended identifiers, respectively. If an acceptance filter has the EXIDE bit set, such that it does not correspond with the RXM mode, that acceptance filter is rendered useless. These two modes of RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus. If the RXM bits are set to 11, the buffer will receive all messages, regardless of the values of the acceptance filters. Also, if a message has an error before the end of frame, that portion of the message assembled in the MAB before the error frame, will be loaded into the buffer. This mode has some value in debugging a CAN system and would not be used in an actual system environment.

PIC18FXX8

FIGURE 19-3: RECEIVE BUFFER BLOCK DIAGRAM





FIGURE 19-4: MESSAGE RECEPTION FLOW CHART



19.6 Message Acceptance Filters and Masks

The Message Acceptance Filters and Masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 19-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask, essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted, regardless of the filter bit.

TABLE 19-2: FILTER/MASK TRUTH TABLE

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	X	X	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

Legend: X = don't care

As shown in the Receive Buffers Block Diagram (Figure 19-3), acceptance filters RXF0 and RXF1, and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4, and RXF5 and mask RXM1 are associated with RXB1. When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s). For RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: 000 and 001 can only occur if the RXB0DBEN bit is set in the RXB0CON register, allowing RXB0 messages to rollover into RXB1.

The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter RXF0 and RXF1, in either RXB0, or after a rollover into RXB1.


- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to RXF0 and RXF1 filters that rollover into RXB1.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18FXX8 is in Configuration mode. The mask and filter registers cannot be read outside of Configuration mode. When outside of Configuration mode, all mask and filter registers will be read as '0'.

FIGURE 19-5: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION



19.7 Baud Rate Setting

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non-Return-to-Zero (NRZ) coding, which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitters clock.

As oscillators and transmission time may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges, to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit stuffing to ensure that an edge occurs at least every six bit times, to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the PIC18FXX8 is implemented using a DPLL that is configured to synchronize to the incoming data, and provides the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments, made up of minimal periods of time called the time quanta (TQ).

Bus timing functions executed within the bit time frame, such as synchronization to the local oscillator, network transmission delay compensation, and sample point positioning, are defined by the programmable bit timing logic of the DPLL.

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of time quanta in each segment.

The nominal bit rate is the number of bits transmitted per second, assuming an ideal transmitter with an ideal oscillator, in the absence of resynchronization. The nominal bit rate is defined to be a maximum of 1 Mb/s.

Nominal Bit Time is defined as:

$$T_{BIT} = 1 / \text{NOMINAL BIT RATE}$$


The nominal bit time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 19-6.

- Synchronization Segment (Sync_Seg)
- Propagation Time Segment (Prop_Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase_Seg2)

$$\text{Nominal Bit Time} = TQ * (\text{Sync_Seg} + \text{Prop_Seg} + \text{Phase_Seg1} + \text{Phase_Seg2})$$

The time segments and also, the nominal bit time, are made up of integer units of time called time quanta or TQ (see Figure 19-6). By definition, the nominal bit time is programmable from a minimum of 8 TQ to a maximum of 25 TQ. Also, by definition, the minimum nominal bit time is 1 μ s, corresponding to a maximum 1 Mb/s rate.

FIGURE 19-6: BIT TIME PARTITIONING



19.7.1 TIME QUANTA

The Time Quanta is a fixed unit of time derived from the oscillator period. There is a programmable baud rate prescaler, with integral values ranging from 1 to 64, in addition to a fixed divide by two for clock generation.

EXAMPLE 19-2: CALCULATION FOR Fosc = 16 MHz

If Fosc = 16 MHz, BRP<5:0> = 00h, and Nominal Bit Time = 8 Tq; then Tq = 125 nsec and Nominal Bit Rate = 1 Mb/s

EXAMPLE 19-3: CALCULATION FOR Fosc = 20 MHz

If Fosc = 20 MHz, BRP<5:0> = 01h, and Nominal Bit Time = 8 Tq; then Tq = 200 nsec and Nominal Bit Rate = 625 Kb/s

EXAMPLE 19-4: CALCULATION FOR Fosc = 25 MHz

If Fosc = 25 MHz, BRP<5:0> = 3Fh, and Nominal Bit Time = 25 Tq; then Tq = 5.12 usec and Nominal Bit Rate = 7.8 Kb/s

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system-wide specified nominal bit time. This means that all oscillators must have a TOSC that is an integral divisor of Tq. It should also be noted that although the number of Tq is programmable from 4 to 25, the usable minimum is 8 Tq. A bit time of less than 8 Tq in length is not guaranteed to operate correctly.

19.7.2 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

19.7.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the Propagation Segment can be programmed from 1 Tq to 8 Tq by setting the PRSEG2:PRSEG0 bits.

19.7.4 PHASE BUFFER SEGMENTS

The Phase Buffer Segments are used to optimally locate the sampling point of the received bit, within the nominal bit time. The sampling point occurs between phase segment 1 and phase segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of phase segment 1 determines the sampling point within a bit time. Phase segment 1 is programmable from 1 Tq to 8 Tq in duration. Phase segment 2 provides delay before the next transmitted data transition and is also programmable from 1 Tq to 8 Tq in duration (however, due to IPT requirements, the actual minimum length of phase segment 2 is 2 Tq, or it may be defined to be equal to the greater of phase segment 1 or the Information Processing Time (IPT)).

19.7.5 SAMPLE POINT

The Sample Point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of phase segment 1. If the bit timing is slow and contains many Tq, it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point, and twice before, with a time of Tq/2 between each sample.

19.7.6 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment, starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18FXX8 defines this time to be 2 Tq. Thus, phase segment 2 must be at least 2 Tq long.

19.8 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync Seg). The circuit will then adjust the values of phase segment 1 and phase segment 2, as necessary. There are two mechanisms used for synchronization.

PIC18FXX8

19.8.1 HARD SYNCHRONIZATION

Hard Synchronization is only done when there is a recessive to dominant edge during a BUS IDLE condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

19.8.2 RESYNCHRONIZATION

As a result of Resynchronization, phase segment 1 may be lengthened, or phase segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to phase segment 1 (see Figure 19-7), or subtracted from phase segment 2 (see Figure 19-8). The SJW is programmable between 1 TQ and 4 TQ.

Clocking information will only be derived from recessive to dominant transitions. The property that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame.

The phase error of an edge is given by the position of the edge relative to Sync Seg, measured in TQ. The phase error is defined in magnitude of TQ as follows:

- $e = 0$ if the edge lies within SYNCSEEG.
- $e > 0$ if the edge lies before the SAMPLE POINT.
- $e < 0$ if the edge lies after the SAMPLE POINT of the previous bit

If the magnitude of the phase error is less than, or equal to, the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the synchronization jump width, and if the phase error is positive, then phase segment 1 is lengthened by an amount equal to the synchronization jump width.

If the magnitude of the phase error is larger than the resynchronization jump width, and if the phase error is negative, then phase segment 2 is shortened by an amount equal to the synchronization jump width.

19.8.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2, will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.

FIGURE 19-7: LENGTHENING A BIT PERIOD





FIGURE 19-8: SHORTENING A BIT PERIOD



19.9 Programming Time Segments

Some requirements for programming of the time segments:

- Prop Seg + Phase Seg 1 \geq Phase Seg 2
- Phase Seg 2 \geq Sync Jump Width.

For example, assuming that a 125 kHz CAN baud rate with $F_{OSC} = 20$ MHz is desired:

$T_{OSC} = 50$ nsec, choose $BRP\langle 5:0 \rangle = 04h$, then $T_Q = 500$ nsec. To obtain 125 kHz, the bit time must be 16 T_Q .

Sync Seg = 1 T_Q ; Prop Seg = 2 T_Q ; So, setting Phase Seg 1 = 7 T_Q would place the sample at 10 T_Q after the transition. This would leave 6 T_Q for Phase Seg 2.

Since Phase Seg 2 is 6, by the rules, SJW could be the maximum of 4 T_Q . However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. So an SJW of 1 is typically enough.

19.10 Oscillator Tolerance

The bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec, as a rule of thumb. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

19.11 Bit Timing Configuration Registers

The configuration registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18FXX8 is in Configuration mode.

19.11.1 BRGCON1

The BRP bits control the baud rate prescaler. The $SJW\langle 1:0 \rangle$ bits select the synchronization jump width in terms of number of T_Q 's.

19.11.2 BRGCON2

The PRSEG bits set the length in T_Q 's of the propagation segment. The SEG1PH bits set the length in T_Q 's of phase segment 1. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times; twice at $T_Q/2$ before the sample point, and once at the normal sample point (which is at the end of phase segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of phase segment 2 is determined. If this bit is set to a '1', then the length of phase segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of phase segment 2 is the greater of phase segment 1 and the information processing time (which is fixed at 2 T_Q for the PIC18FXX8).

19.11.3 BRGCON3

The PHSEG2 $\langle 2:0 \rangle$ bits set the length in T_Q 's of phase segment 2, if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2 $\langle 2:0 \rangle$ bits have no effect.

19.12 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

PIC18FXX8

19.12.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC Field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

19.12.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which has sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge Error has occurred; an error frame is generated and the message will have to be repeated.

19.12.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including end of frame, interframe space, acknowledge delimiter, or CRC delimiter, then a Form Error has occurred and an error frame is generated. The message is repeated.

19.12.4 BIT ERROR

A Bit Error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no bit error is generated because normal arbitration is occurring.

19.12.5 STUFF BIT ERROR

If, between the start of frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A Stuff Bit Error occurs and an error frame is generated. The message is repeated.

19.12.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states “error-active”, “error-passive” or “bus-off” according to the value of the internal error counters. The error-active state is the usual state, where the bus node can transmit messages and active error frames (made of dominant bits), without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received nor transmitted.


19.12.7 ERROR MODES AND ERROR COUNTERS

The PIC18FXX8 contains two error counters: the Receive Error Counter (RXERRCNT), and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18FXX8 is error-active if both error counters are below the error-passive limit of 128. It is error-passive if at least one of the error counters equals or exceeds 128. It goes to bus-off if the transmit error counter equals or exceeds the bus-off limit of 256. The device remains in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 19-9). Note that the CAN module, after going bus-off, will recover back to error-active without any intervention by the MCU, if the bus remains idle for 128 X 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an error state warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

FIGURE 19-9: ERROR MODES STATE DIAGRAM



PIC18FXX8

19.13 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The CANINTF register contains interrupt flags. The CANINTE register contains the enables for the 8 main interrupts. A special set of read only bits in the CANSTAT register (ICODE bits) can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source, with the exception of the Error Interrupt. Any of the Error Interrupt sources can set the Error Interrupt Flag. The source of the Error Interrupt can be determined by reading the Communication Status register, COMSTAT.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt

The transmit related interrupts are:

- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- Bus-Off Interrupt

19.13.1 INTERRUPT CODE BITS

The source of a pending interrupt is indicated in the ICODE (interrupt code) bits. Interrupts are internally prioritized, such that the lower the ICODE value, the higher the interrupt priority. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any), will be reflected by the ICODE bits (see Table 19-3). Note that only those interrupt sources that have their associated CANINTE enable bit set will be reflected in the ICODE bits.

TABLE 19-3: ICODE<2:0> DECODE

ICODE<2:0>	Boolean Expression
000	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \overline{\text{TX0}} \cdot \overline{\text{TX1}} \cdot \overline{\text{TX2}} \cdot \overline{\text{RX0}} \cdot \overline{\text{RX1}}$
001	ERR
010	$\overline{\text{ERR}} \cdot \overline{\text{WAK}}$
011	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \text{TX0}$
100	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \text{TX0} \cdot \text{TX1}$
101	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \text{TX0} \cdot \text{TX1} \cdot \text{TX2}$
110	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \text{TX0} \cdot \text{TX1} \cdot \overline{\text{TX2}} \cdot \text{RX0}$
111	$\overline{\text{ERR}} \cdot \overline{\text{WAK}} \cdot \text{TX0} \cdot \text{TX1} \cdot \overline{\text{TX2}} \cdot \overline{\text{RX0}} \cdot \overline{\text{RX1}}$

19.13.2 TRANSMIT INTERRUPT

When the Transmit Interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the TXBnIF bit to a '0'.

19.13.3 RECEIVE INTERRUPT

When the Receive Interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the EOF field. The RXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU resetting the RXBnIF bit to a '0'.

19.13.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag IRXIF will be set and, if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

19.13.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the PIC18FXX8 is in SLEEP mode and the Bus Activity Wake-up Interrupt is enabled, an interrupt will be generated, and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the PIC18FXX8 to exit SLEEP mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

19.13.6 ERROR INTERRUPT

When the Error Interrupt is enabled, an interrupt is generated if an overflow condition occurs, or if the error state of transmitter or receiver has changed. The Error Flags in COMSTAT will indicate one of the following conditions.

19.13.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated COMSTAT.RXnOVFL bit will be set to indicate the overflow condition. This bit must be cleared by the MCU.

19.13.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

19.13.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

19.13.6.4 Receiver Bus-Passive

The receive error counter has exceeded the error-passive limit of 127 and the device has gone to error-passive state.

19.13.6.5 Transmitter Bus-Passive

The transmit error counter has exceeded the error-passive limit of 127 and the device has gone to error-passive state.

19.13.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

19.13.7 INTERRUPT ACKNOWLEDGE

Interrupts are directly associated with one or more status flags in the PIF register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the MCU until the interrupt condition is removed.

PIC18FXX8

NOTES:

20.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the PIC18F258 devices and eight for the PIC18F458 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 20-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 20-2, configures the functions of the port pins.

REGISTER 20-1: ADCON0 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON
							bit 0
							bit 7

bit 7-6 **ADCS1:ADCS0**: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <ADCS2>	ADCON0 <ADCS1:ADCS0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 **CHS2:CHS0**: Analog Channel Select bits

000 = channel 0, (AN0)
 001 = channel 1, (AN1)
 010 = channel 2, (AN2)
 011 = channel 3, (AN3)
 100 = channel 4, (AN4)
 101 = channel 5, (AN5)
 110 = channel 6, (AN6)
 111 = channel 7, (AN7)

Note: The PIC18CF258 device does not have the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 **GO/DONE**: A/D Conversion Status bit

When ADON = 1:

1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)

0 = A/D conversion not in progress

bit 1 **Unimplemented**: Read as '0'

bit 0 **ADON**: A/D On bit

1 = A/D converter module is powered up

0 = A/D converter module is shut-off and consumes no operating current

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR reset	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

PIC18FXX8

REGISTER 20-2: ADCON1 REGISTER

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7				bit 0			

bit 7 **ADFM:** A/D Result Format Select bit.

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 **ADCS2:** A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <ADCS2>	ADCON0 <ADCS1:ADCS0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 **Unimplemented:** Read as '0'

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits

PCFG	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C / R
0000	A	A	A	A	A	A	A	A	VDD	VSS	8 / 0
0001	A	A	A	A	VREF+	A	A	A	AN3	VSS	7 / 1
0010	D	D	D	A	A	A	A	A	VDD	VSS	5 / 0
0011	D	D	D	A	VREF+	A	A	A	AN3	VSS	4 / 1
0100	D	D	D	D	A	A	A	A	VDD	VSS	3 / 0
0101	D	D	D	D	VREF+	D	A	A	AN3	VSS	2 / 1
011x	D	D	D	D	D	D	D	D	—	—	0 / 0
1000	A	A	A	A	VREF+	VREF-	A	A	AN3	AN2	6 / 2
1001	D	D	A	A	A	A	A	A	VDD	VSS	6 / 0
1010	D	D	A	A	VREF+	A	A	A	AN3	VSS	5 / 1
1011	D	D	A	A	VREF+	VREF-	A	A	AN3	AN2	4 / 2
1100	D	D	D	A	VREF+	VREF-	A	A	AN3	AN2	3 / 2
1101	D	D	D	D	VREF+	VREF-	A	A	AN3	AN2	2 / 2
1110	D	D	D	D	D	D	D	A	VDD	VSS	1 / 0
1111	D	D	D	D	VREF+	VREF-	D	A	AN3	AN2	1 / 2

A = Analog input D = Digital I/O

C/R = # of analog input channels/# of A/D voltage references

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

Note: On any device RESET, the port pins that are multiplexed with analog functions (ANx) are forced to be analog inputs.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and VSS), or the voltage level on the RA3/AN3/VREF+ pin and RA2/AN2/VREF- pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.


The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference), or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 20-1.

FIGURE 20-1: A/D BLOCK DIAGRAM



PIC18FXX8

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 20.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
3. Wait the required acquisition time.
4. Start conversion:
 - Set GO/DONE bit (ADCON0)
5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared

OR

 - Waiting for the A/D interrupt


6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.

20.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). **The maximum recommended impedance for analog sources is 2.5 kΩ.** After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

FIGURE 20-2: ANALOG INPUT MODEL



To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSB error is used (1024 steps for the A/D). The 1/2 LSB error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 20-1: ACQUISITION TIME

$$\begin{aligned} \text{TACQ} &= \text{Amplifier Settling Time} + \text{Holding Capacitor Charging Time} + \text{Temperature Coefficient} \\ &= \text{TAMP} + \text{TC} + \text{TcoFF} \end{aligned}$$

EQUATION 20-2: A/D MINIMUM CHARGING TIME

$$\begin{aligned} \text{VHOLD} &= (\text{VREF} - (\text{VREF}/2048)) \cdot (1 - e^{-(\text{Tc}/\text{CHOLD}(\text{RIC} + \text{RSS} + \text{RS}))}) \\ \text{or} \\ \text{Tc} &= -(120 \text{ pF})(1 \text{ k}\Omega + \text{RSS} + \text{RS}) \ln(1/2047) \end{aligned}$$

Example 20-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

- CHOLD = 120 pF
- RS = 2.5 k Ω
- Conversion Error \leq 1/2 LSB
- VDD = 5V \rightarrow RSS = 7 k Ω
- Temperature = 50°C (system max.)
- VHOLD = 0V @ time = 0

EXAMPLE 20-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

$$\begin{aligned} \text{TACQ} &= \text{TAMP} + \text{Tc} + \text{TcoFF} \\ \text{Temperature coefficient is only required for temperatures} &> 25^\circ\text{C}. \\ \text{TACQ} &= 2 \text{ ms} + \text{Tc} + [(50^\circ\text{C} - 25^\circ\text{C})(0.05 \text{ ms}/^\circ\text{C})] \\ \text{Tc} &= -\text{CHOLD}(\text{RIC} + \text{RSS} + \text{RS}) \ln(1/2047) \\ &= -120 \text{ pF}(1 \text{ k}\Omega + 7 \text{ k}\Omega + 2.5 \text{ k}\Omega) \ln(0.0004885) \\ &= -120 \text{ pF}(10.5 \text{ k}\Omega) \ln(0.0004885) \\ &= -1.26 \text{ }\mu\text{s}(-7.6241) \\ &= 9.61 \text{ }\mu\text{s} \\ \text{TACQ} &= 2 \text{ }\mu\text{s} + 9.61 \text{ }\mu\text{s} + [(50^\circ\text{C} - 25^\circ\text{C})(0.05 \text{ }\mu\text{s}/^\circ\text{C})] \\ &= 11.61 \text{ }\mu\text{s} + 1.25 \text{ }\mu\text{s} \\ &= 12.86 \text{ }\mu\text{s} \end{aligned}$$

PIC18FXX8

20.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as T_{AD}. The A/D conversion requires 12 T_{AD} per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for T_{AD} are:

- 2Tosc
- 4Tosc
- 8Tosc
- 16Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator.

For correct A/D conversions, the A/D conversion clock (T_{AD}) must be selected to ensure a minimum T_{AD} time of 1.6 μs.

Table 20-1 shows the resultant T_{AD} times derived from the device operating frequencies and the A/D clock source selected.

20.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (V_{OH} or V_{OL}) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.

2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the devices specification.

TABLE 20-1: T_{AD} vs. DEVICE OPERATING FREQUENCIES

AD Clock Source (T _{AD})		Device Frequency			
Operation	ADCS2:ADCS0	20 MHz	5 MHz	1.25 MHz	333.33 kHz
2Tosc	000	100 ns ⁽²⁾	400 ns ⁽²⁾	1.6 μs	6 μs
4Tosc	100	200 ns ⁽²⁾	800 ns ⁽²⁾	3.2 μs	12 μs
8Tosc	001	400 ns ⁽²⁾	1.6 μs	6.4 μs	24 μs ⁽³⁾
16Tosc	101	800 ns ⁽²⁾	3.2 μs	12.8 μs	48 μs ⁽³⁾
32Tosc	010	1.6 μs	6.4 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾
64Tosc	110	3.2 μs	12.8 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾
RC	011	2 - 6 μs ⁽¹⁾	2 - 6 μs ⁽¹⁾	2 - 6 μs ⁽¹⁾	2 - 6 μs ⁽¹⁾

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical T_{AD} time of 4 μs.

2: These values violate the minimum required T_{AD} time.

3: For faster conversion times, the selection of another clock source is recommended.

TABLE 20-2: T_{AD} vs. DEVICE OPERATING FREQUENCIES (FOR EXTENDED, LC DEVICES)

AD Clock Source (T _{AD})		Device Frequency			
Operation	ADCS2:ADCS0	4 MHz	2 MHz	1.25 MHz	333.33 kHz
2Tosc	000	500 ns ⁽²⁾	1.0 μs ⁽²⁾	1.6 μs ⁽²⁾	6 μs
4Tosc	100	1.0 μs ⁽²⁾	2.0 μs ⁽²⁾	3.2 μs ⁽²⁾	12 μs
8Tosc	001	2.0 μs ⁽²⁾	4.0 μs	6.4 μs	24 μs ⁽³⁾
16Tosc	101	4.0 μs ⁽²⁾	8.0 μs	12.8 μs	48 μs ⁽³⁾
32Tosc	010	8.0 μs	16.0 μs	25.6 μs ⁽³⁾	96 μs ⁽³⁾
64Tosc	110	16.0 μs	32.0 μs	51.2 μs ⁽³⁾	192 μs ⁽³⁾
RC	011	3 - 9 μs ^(1,4)	3 - 9 μs ^(1,4)	3 - 9 μs ^(1,4)	3 - 9 μs ^(1,4)

Legend: Shaded cells are outside of recommended range.

Note 1: The RC source has a typical T_{AD} time of 6 μs.

2: These values violate the minimum required T_{AD} time.

3: For faster conversion times, the selection of another clock source is recommended.

20.4 A/D Conversions

Figure 20-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

20.5 Use of the ECCP Trigger

An A/D conversion can be started by the “special event trigger” of the ECCP module. This requires that the ECCP1M3:ECCP1M0 bits (ECCP1CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the “special event trigger” sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the “special event trigger” will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

FIGURE 20-3: A/D CONVERSION TAD CYCLES




TABLE 20-3: SUMMARY OF A/D REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBFIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-0-0 0000	-0-0 0000
ADRESH	A/D Result Register								xxxx xxxx	uuuu uuuu
ADRESL	A/D Result Register								xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00-- 0000	00-- 0000
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-00x 0000	-00u 0000
TRISA	—	PORTA Data Direction Register							-111 1111	-111 1111
PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -000	---- -000
LATE	—	—	—	—	—	LATE2	LATE1	LATE0	---- -xxx	---- -uuu
TRISE	—	—	—	—	—	PORTE Data Direction bits			---- -111	---- -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: The PSPIF, PSPIE and PSPPIP bits are reserved on the PIC18F458 device; always maintain these bits clear.

PIC18FXX8

NOTES:

21.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The analog comparators are not available on the PIC18F448 and PIC18F458. The inputs to the comparators are multiplexed with the RD0 through RD3 pins. The On-Chip Voltage Reference (Section 22.0) can also be an input to the comparators.

The CMCON register, shown as Register 21-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 21-1.

REGISTER 21-1: CMCON REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
bit 7							bit 0

bit 7 **C2OUT:** Comparator 2 Output bit

When C2INV = 0:

1 = C2 VIN+ > C2 VIN-
0 = C2 VIN+ < C2 VIN-

When C2INV = 1:

1 = C2 VIN+ < C2 VIN-
0 = C2 VIN+ > C2 VIN-

bit 6 **C1OUT:** Comparator 1 Output bit

When C1INV = 0:

1 = C1 VIN+ > C1 VIN-
0 = C1 VIN+ < C1 VIN-

When C1INV = 1:

1 = C1 VIN+ < C1 VIN-
0 = C1 VIN+ > C1 VIN-

bit 5 **C2INV:** Comparator 2 Output Inversion bit

1 = C2 output inverted
0 = C2 output not inverted

bit 4 **C1INV:** Comparator 1 Output Inversion bit

1 = C1 output inverted
0 = C1 output not inverted

bit 3 **CIS:** Comparator Input Switch bit

When CM2:CM0 = 110:

1 = C1 VIN- connects to RD0/PSP0
C2 VIN- connects to RD2/PSP2
0 = C1 VIN- connects to RD1/PSP1
C2 VIN- connects to RD3/PSP3

bit 2-0 **CM2:CM0:** Comparator Mode bits

Figure 21-1 shows the Comparator modes and CM2:CM0 bit settings

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

PIC18FXX8


21.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 21-1 shows the eight possible modes. The TRISD register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay, shown in Electrical Specifications (Section 27.0).

Note: Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

FIGURE 21-1: COMPARATOR I/O OPERATING MODES




21.2 Comparator Operation

A single comparator is shown in Figure 21-2 along with the relationship between the analog input levels and the digital output. When the analog input at V_{IN+} is less than the analog input V_{IN-} , the output of the comparator is a digital low level. When the analog input at V_{IN+} is greater than the analog input V_{IN-} , the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 21-2 represent the uncertainty due to input offsets and response time.

21.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator operating mode. The analog signal present at V_{IN-} is compared to the signal at V_{IN+} , and the digital output of the comparator is adjusted accordingly (Figure 21-2).

FIGURE 21-2: SINGLE COMPARATOR



21.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between V_{SS} and V_{DD} , and can be applied to either pin of the comparator(s).

21.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 22.0 contains a detailed description of the Comparator Voltage Reference Module that provides this signal. The internal reference signal is used when comparators are in mode $CM<2:0> = 110$ (Figure 21-1). In this mode, the internal voltage reference is applied to the V_{IN+} pin of both comparators.

21.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Section 27.0).

21.5 Comparator Outputs

The comparator outputs are read through the $CMCON$ register. These bits are read only. The comparator outputs may also be directly output to the RE1 and RE2 I/O pins. When enabled, multiplexors in the output path of the RE1 and RE2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 21-3 shows the comparator output block diagram.

The $TRISE$ bits will still function as an output enable/disable for the RE1 and RE2 pins while in this mode.


The polarity of the comparator outputs can be changed using the $C2INV$ and $C1INV$ bits ($CMCON<4:5>$).

Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.

PIC18FXX8

FIGURE 21-3: COMPARATOR OUTPUT BLOCK DIAGRAM



21.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

21.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from SLEEP mode, when enabled. While the comparator is powered up, higher SLEEP currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

21.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state, causing the comparator module to be in the comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered down during the RESET interval.

21.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 21-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 kΩ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

PIC18FXX8

FIGURE 21-4: ANALOG INPUT MODEL




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR2	—	CMIF	—	EEIF	BCLIF	LVDIF	TMR3IF	ECCP1IF	-0-0 0000	-0-0 0000
PIE2	—	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	ECCP1IE	-0-0 0000	-0-0 0000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	ECCP1IP	-1-1 1111	-1-1 1111
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	x000 0000	u000 0000
LATD	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
PORTE	—	—	—	—	—	RE2	RE1	RE0	---- -000	---- -000
LATE	—	—	—	—	—	LATE2	LATE1	LATE0	---- -xxx	---- -uuu
TRISE	PORTE Data Direction Register								---- -111	---- -111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

22.0 COMPARATOR VOLTAGE REFERENCE MODULE

The Comparator Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. This module is only available on the PIC18F448 and PIC18F458. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The CVRCON register controls the operation of the reference as shown in Register 22-1. The block diagram is given in Figure 22-1.

The comparator and reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-, that are multiplexed with RA3 and RA2. The comparator reference supply voltage is controlled by the CVRSS bit.

22.1 Configuring the Comparator Voltage Reference

The Comparator Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Comparator Voltage Reference are as follows.

If CVRR = 1:

$$CVREF = (CVR<3:0>/24) \times CVRSRC$$

where:

$$CVRSS = 1, CVRSRC = (VREF+) - (VREF-)$$

$$CVRSS = 0, CVRSRC = VDD - VSS$$

If CVRR = 0:

$$CVREF = (CVRSRC \times 1/4) + (VR<3:0>/32) \times CVRSRC$$

where:

$$CVRSS = 1, CVRSRC = (VREF+) - (VREF-)$$

$$CVRSS = 0, CVRSRC = VDD - VSS$$

The settling time of the Comparator Voltage Reference must be considered when changing the RA0/AN0/CVREF output (Section 27.0).

REGISTER 22-1: CVRCON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	
							bit 7	bit 0


- bit 7 **CVREN**: Comparator Voltage Reference Enable bit
 1 = CVREF circuit powered on
 0 = CVREF circuit powered down
- bit 6 **CVROE**: Comparator VREF Output Enable bit
 1 = CVREF voltage level is also output on the RA0/AN0/CVREF pin
 0 = CVREF voltage is disconnected from the RA0/AN0/CVREF pin
- bit 5 **CVRR**: Comparator VREF Range Selection bit
 1 = 0.00 CVRSRC to 0.75 CVRSRC, with CVRSRC/24 step size
 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size
- bit 4 **CVRSS**: Comparator VREF Source Selection bit
 1 = Comparator reference source CVRSRC = (VREF+) - (VREF-)
 0 = Comparator reference source CVRSRC = VDD-VSS
- bit 3-0 **CVR<3:0>**: Comparator VREF Value Selection $0 \leq CVR3:CVR0 \leq 15$ bits
When CVRR = 1:
 $CVREF = (CVR3:CVR0 / 24) \bullet (CVRSRC)$
When CVRR = 0:
 $CVREF = 1/4 \bullet (CVRSRC) + (CVR3:CVR0 / 32) \bullet (CVRSRC)$

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

PIC18FXX8

FIGURE 22-1: VOLTAGE REFERENCE BLOCK DIAGRAM



22.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 22-1) keep VREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the VREF output changes with fluctuations in that source. The absolute accuracy of the voltage reference can be found in Section 27.0.

22.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer Time-out, the contents of the CVRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

22.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit CVREN (CVRCON register). This RESET also disconnects the reference from the RA2 pin by clearing bit CVROE (CVRCON register) and selects the high voltage range by clearing bit CVRR (CVRCON register). The CVRSS value select bits, CVRCON<3:0>, are also cleared.

22.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA0/AN0 pin if the TRISA<0> bit is set and the CVROE bit (CVRCON register) is set. Enabling the voltage reference output onto the RA0/AN0 pin, with an input signal present, will increase current consumption. Connecting RA0/AN0 as a digital output with CVRSS enabled, will also increase current consumption.

The RA0/AN0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 22-2 shows an example buffering technique.

FIGURE 22-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
TRISA	—	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	-111 1111	-111 1111

PIC18FXX8

NOTES:

23.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is software programmable circuitry, where a device voltage trip point can be specified (internal reference voltage or external voltage input). When the voltage of the device becomes lower than the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source.

The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 23-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut-down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. TB - TA is the total time for shut-down.

FIGURE 23-1: TYPICAL LOW VOLTAGE DETECT APPLICATION





Figure 23-2 shows the block diagram for the LVD module. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit (PIR registers) is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array (or external LVDIN input pin) is equal to the voltage generated by the internal voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 23-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

FIGURE 23-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



PIC18FXX8

23.1 Control Register

The Low Voltage Detect Control register (Register 23-1) controls the operation of the Low Voltage Detect circuitry.

REGISTER 23-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	—	IRVST	LV DEN	LV DL3	LV DL2	LV DL1	LV DL0
bit 7							bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **IRVST:** Internal Reference Voltage Stable Flag bit

1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range

0 = Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled

bit 4 **LV DEN:** Low Voltage Detect Power Enable bit

1 = Enables LVD, powers up LVD circuit

0 = Disables LVD, powers down LVD circuit

bit 3-0 **LV DL3:LV DL0:** Low Voltage Detection Limit bits

1111 = External analog input is used (input comes from the LVDIN pin)

1110 = 4.5V min - 4.77V max.

1101 = 4.2V min - 4.45V max.

1100 = 4.0V min - 4.24V max.

1011 = 3.8V min - 4.03V max.

1010 = 3.6V min - 3.82V max.

1001 = 3.5V min - 3.71V max.

1000 = 3.3V min - 3.50V max.

0111 = 3.0V min - 3.18V max.

0110 = 2.8V min - 2.97V max.

0101 = 2.7V min - 2.86V max.

0100 = 2.5V min - 2.65V max.

0011 = 2.4V min - 2.54V max.

0010 = 2.2V min - 2.33V max.

0001 = 2.0V min - 2.12V max.

0000 = Reserved

Note: LV DL3:LV DL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

23.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease current consumption, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.


Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to setup the LVD module:

1. Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
3. Enable the LVD module (set the LV DEN bit in the LVDCON register).
4. Wait for the LVD module to stabilize (the IRVST bit to become set).
5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 23-3 shows typical waveforms that the LVD module may be used to detect.

FIGURE 23-3: LOW VOLTAGE DETECT WAVEFORMS



23.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 23-3.

23.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

23.3 External Analog Voltage Input

The LVD module has an additional feature that allows the user to supply the trip point voltage to the module from an external source (the LVDIN pin). The LVDIN pin is used as the trip point when the LVDL3:LVDL0 bits = '1111'. This state connects the LVDIN pin voltage to the comparator. The other comparator input is connected to an internal reference voltage source.

24.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18FXX8 devices have a Watchdog Timer, which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

24.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFFh), which can only be accessed using Table Reads and Table Writes.

Programming the configuration registers is done in a manner similar to programming the FLASH memory. The EECON1 register WR bit starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointed to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDS

File Name		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	—	—	OSCSEN	—	—	FOSC2	FOSC1	FOSC0	- - 1 - - 111
300002h	CONFIG2L	—	—	—	—	BORV1	BORV0	BOREN	PWRTEN	- - - - 1111
300003h	CONFIG2H	—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN	- - - - 1111
300006h	CONFIG4L	BKBUG	—	—	—	—	LVP	—	STVREN	1 - - - - 1 - 1
300008h	CONFIG5L	—	—	—	—	CP3	CP2	CP1	CP0	- - - - 1111
300009h	CONFIG5H	CPD	CPB	—	—	—	—	—	—	11 - - - - - -
30000Ah	CONFIG6L	—	—	—	—	WRT3	WRT2	WRT1	WRT0	- - - - 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	—	—	—	—	111 - - - - -
30000Ch	CONFIG7L	—	—	—	—	EBTR3	EBTR2	EBTR1	EBTR0	- - - - 1111
30000Dh	CONFIG7H	—	EBTRB	—	—	—	—	—	—	- 1 - - - - - -
3FFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1000

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition.
Shaded cells are unimplemented, read as '0'.

Note 1: See Register 24-11 for DEVID1 values.

PIC18FXX8

REGISTER 24-1: CONFIGURATION REGISTER 1 HIGH (CONFIG1H: BYTE ADDRESS 300001h)

U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1	
—	—	OSCSEN	—	—	FOSC2	FOSC1	FOSC0	
bit 7								bit 0

bit 7-6 **Unimplemented:** Read as '0'

bit 5 **OSCSEN:** Oscillator System Clock Switch Enable bit

1 = Oscillator system clock switch option is disabled (main oscillator is source)

0 = Oscillator system clock switch option is enabled (oscillator switching is enabled)

bit 4-3 **Unimplemented:** Read as '0'

bit 2-0 **FOSC2:FOSC0:** Oscillator Selection bits

111 = RC oscillator w/ OSC2 configured as RA6

110 = HS oscillator with PLL enabled/Clock frequency = (4 x Fosc)

101 = EC oscillator w/ OSC2 configured as RA6

100 = EC oscillator w/ OSC2 configured as divide-by-4 clock output

011 = RC oscillator

010 = HS oscillator

001 = XT oscillator

000 = LP oscillator

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

- n = Value when device is unprogrammed

u = Unchanged from programmed state

REGISTER 24-2: CONFIGURATION REGISTER 2 LOW (CONFIG2L: BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	BORV1	BORV0	BOREN	PWRTEN
bit 7				bit 0			

bit 7-4 **Unimplemented:** Read as '0'

bit 3-2 **BORV1:BORV0:** Brown-out Reset Voltage bits

11 = VBOR set to 2.0V

10 = VBOR set to 2.7V

01 = VBOR set to 4.2V

00 = VBOR set to 4.5V

bit 1 **BOREN:** Brown-out Reset Enable bit⁽¹⁾

1 = Brown-out Reset enabled

0 = Brown-out Reset disabled

Note: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit **PWRTEN**. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

bit 0 **PWRTEN:** Power-up Timer Enable bit⁽¹⁾

1 = PWRT disabled

0 = PWRT enabled

Note: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT), regardless of the value of bit **PWRTE**. Ensure the Power-up Timer is enabled any time Brown-out Reset is enabled.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'

- n = Value when device is unprogrammed u = Unchanged from programmed state

PIC18FXX8

REGISTER 24-3: CONFIGURATION REGISTER 2 HIGH (CONFIG2H: BYTE ADDRESS 300003h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7				bit 0			

bit 7-4 **Unimplemented:** Read as '0'

bit 3-1 **WDTPS2:WDTPS0:** Watchdog Timer Postscale Select bits

111 = 1:128

110 = 1:64

101 = 1:32

100 = 1:16

011 = 1:8

010 = 1:4

001 = 1:2

000 = 1:1

Note: The Watchdog Timer postscale select bits configuration used in the PIC18FXXX devices has changed from the configuration used in the PIC18CXXX devices.

bit 0 **WDTEN:** Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

- n = Value when device is unprogrammed

u = Unchanged from programmed state

REGISTER 24-4: CONFIGURATION REGISTER 4 LOW (CONFIG4L: BYTE ADDRESS 300006h)

R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1
BKBUG	—	—	—	—	LVP	—	STVREN
bit 7					bit 0		

- bit 7 **BKBUG:** Background Debugger Enable bit
 1 = Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.
 0 = Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.
- bit 6-3 **Unimplemented:** Read as '0'
- bit 2 **LVP:** Low Voltage ICSP Enable bit
 1 = Low Voltage ICSP enabled
 0 = Low Voltage ICSP disabled
- bit 1 **Unimplemented:** Read as '0'
- bit 0 **STVREN:** Stack Full/Underflow Reset Enable bit
 1 = Stack Full/Underflow will cause RESET
 0 = Stack Full/Underflow will not cause RESET

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed	u = Unchanged from programmed state	

REGISTER 24-5: CONFIGURATION REGISTER 5 LOW (CONFIG5L: BYTE ADDRESS 300008h)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
—	—	—	—	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0
bit 7				bit 0			

- bit 7-4 **Unimplemented:** Read as '0'
- bit 3 **CP3:** Code Protection bit⁽¹⁾
 1 = Block 3 (006000-007FFFh) not code protected
 0 = Block 3 (006000-007FFFh) code protected
- bit 2 **CP2:** Code Protection bit⁽¹⁾
 1 = Block 2 (004000-005FFFh) not code protected
 0 = Block 2 (004000-005FFFh) code protected
- bit 1 **CP1:** Code Protection bit
 1 = Block 1 (002000-003FFFh) not code protected
 0 = Block 1 (002000-003FFFh) code protected
- bit 0 **CP0:** Code Protection bit
 1 = Block 0 (000200-001FFFh) not code protected
 0 = Block 0 (000200-001FFFh) code protected

Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed	u = Unchanged from programmed state	

PIC18FXX8

REGISTER 24-6: CONFIGURATION REGISTER 5 HIGH (CONFIG5H: BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0	
CPD	CPB	—	—	—	—	—	—	
bit 7								bit 0

- bit 7 **CPD:** Data EEPROM Code Protection bit
 1 = Data EEPROM not code protected
 0 = Data EEPROM code protected
- bit 6 **CPB:** Boot Block Code Protection bit
 1 = Boot Block (000000-0001FFh) not code protected
 0 = Boot Block (000000-0001FFh) code protected
- bit 5-0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 24-7: CONFIGURATION REGISTER 6 LOW (CONFIG6L: BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0
bit 7				bit 0			

- bit 7-4 **Unimplemented:** Read as '0'
- bit 3 **WRT3:** Write Protection bit⁽¹⁾
 1 = Block 3 (006000-007FFFh) not write protected
 0 = Block 3 (006000-007FFFh) write protected
- bit 2 **WRT2:** Write Protection bit⁽¹⁾
 1 = Block 2 (004000-005FFFh) not write protected
 0 = Block 2 (004000-005FFFh) write protected
- bit 1 **WRT1:** Write Protection bit
 1 = Block 1 (002000-003FFFh) not write protected
 0 = Block 1 (002000-003FFFh) write protected
- bit 0 **WRT0:** Write Protection bit
 1 = Block 0 (000000-001FFFh) not write protected
 0 = Block 0 (000000-001FFFh) write protected

Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 24-8: CONFIGURATION REGISTER 6 HIGH (CONFIG6H: BYTE ADDRESS 30000Bh)

R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC	—	—	—	—	—

bit 7

bit 0

- bit 7 **WRTD:** Data EEPROM Write Protection bit
 1 = Data EEPROM not write protected
 0 = Data EEPROM write protected
- bit 6 **WRTB:** Boot Block Write Protection bit
 1 = Boot Block (000000-0001FFh) not write protected
 0 = Boot Block (000000-0001FFh) write protected
- bit 5 **WRTC:** Configuration Register Write Protection bit
 1 = Configuration registers (300000-3000FFh) not write protected
 0 = Configuration registers (300000-3000FFh) write protected
- Note:** This bit is read-only, and cannot be changed in user mode.
- bit 4-0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 24-9: CONFIGURATION REGISTER 7 LOW (CONFIG7L: BYTE ADDRESS 30000Ch)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0

bit 7

bit 0

- bit 7-4 **Unimplemented:** Read as '0'
- bit 3 **EBTR3:** Table Read Protection bit⁽¹⁾
 1 = Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks
 0 = Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks
- bit 2 **EBTR2:** Table Read Protection bit⁽¹⁾
 1 = Block 2 (004000-005FFFh) not protected from Table Reads executed in other blocks
 0 = Block 2 (004000-005FFFh) protected from Table Reads executed in other blocks
- bit 1 **EBTR1:** Table Read Protection bit
 1 = Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks
 0 = Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks
- bit 0 **EBTR0:** Table Read Protection bit
 1 = Block 0 (000000-001FFFh) not protected from Table Reads executed in other blocks
 0 = Block 0 (000000-001FFFh) protected from Table Reads executed in other blocks

Note 1: Unimplemented in PIC18FX48 devices; maintain this bit set.

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

PIC18FXX8

REGISTER 24-10: CONFIGURATION REGISTER 7 HIGH (CONFIG7H: BYTE ADDRESS 30000Dh)

U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

bit 7 **Unimplemented:** Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

1 = Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks

0 = Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks

bit 5-0 **Unimplemented:** Read as '0'

Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

- n = Value when device is unprogrammed

u = Unchanged from programmed state

REGISTER 24-11: DEVICE ID REGISTER 1 FOR PIC18FXX8 DEVICE

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

- bit 7-5 **DEV2:DEV0:** Device ID bits
 These bits are used with the DEV<10:3> bits in the Device ID Register 2 to identify the part number
- bit 4-0 **REV4:REV0:** Revision ID bits
 These bits are used to indicate the device revision

Legend:
 R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 24-12: DEVICE ID REGISTER 2 FOR PIC18FXX8 DEVICE

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

- bit 7-0 **DEV10:DEV3:** Device ID bits
 These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number

Legend:
 R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
 - n = Value when device is unprogrammed u = Unchanged from programmed state

PIC18FXX8

24.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The \overline{TO} bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

24.2.1 CONTROL REGISTER

Register 24-13 shows the WDTCN register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

REGISTER 24-13: WDTCN REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	—	SWDTEN
bit 7								bit 0

bit 7-1 **Unimplemented:** Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit
1 = Watchdog Timer is on
0 = Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0' - n = Value at POR reset

24.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.

FIGURE 24-1: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	—	—	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	—	—	RI	TO	PD	POR	BOR
WDTCON	—	—	—	—	—	—	—	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

24.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a `SLEEP` instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the \overline{PD} bit (`RCON<3>`) is cleared, the \overline{TO} (`RCON<4>`) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the `SLEEP` instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either V_{DD} or V_{SS} , ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The `T0CKI` input should also be at V_{DD} or V_{SS} for lowest current consumption. The contribution from on-chip pull-ups on `PORTB` should be considered.

The \overline{MCLR} pin must be at a logic high level (V_{IHMC}).

24.3.1 WAKE-UP FROM SLEEP

The device can wake-up from `SLEEP` through one of the following events:

1. External `RESET` input on \overline{MCLR} pin.
2. Watchdog Timer Wake-up (if `WDT` was enabled).
3. Interrupt from `INT` pin, `RB` port change or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from `SLEEP`:

1. `PSP` read or write.
2. `TMR1` interrupt. `Timer1` must be operating as an asynchronous counter.
3. `TMR3` interrupt. `Timer3` must be operating as an asynchronous counter.
4. `CCP` Capture mode interrupt.
5. Special event trigger (`Timer1` in Asynchronous mode using an external clock).
6. `MSSP` (`START/STOP`) bit detect interrupt.
7. `MSSP` transmit or receive in Slave mode (`SPI/I2C`).
8. `USART` `RX` or `TX` (Synchronous Slave mode).
9. A/D conversion (when A/D clock source is `RC`).
10. `EEPROM` write operation complete.
11. `LVD` interrupt.

Other peripherals cannot generate interrupts, since during `SLEEP`, no on-chip clocks are present.

External \overline{MCLR} Reset will cause a device `RESET`. All other events are considered a continuation of program execution and will cause a “wake-up”. The \overline{TO} and \overline{PD} bits in the `RCON` register can be used to determine the cause of the device `RESET`. The \overline{PD} bit, which is set on power-up, is cleared when `SLEEP` is invoked. The \overline{TO} bit is cleared, if a `WDT` time-out occurred (and caused wake-up).

When the `SLEEP` instruction is being executed, the next instruction (`PC + 2`) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the `GIE` bit. If the `GIE` bit is clear (disabled), the device continues execution at the instruction after the `SLEEP` instruction. If the `GIE` bit is set (enabled), the device executes the instruction after the `SLEEP` instruction and then branches to the interrupt address. In cases where the execution of the instruction following `SLEEP` is not desirable, the user should have a `NOP` after the `SLEEP` instruction.

24.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:


- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.

- If the interrupt condition occurs **during or after** the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

FIGURE 24-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT^(1,2)



24.4.1 PROGRAM MEMORY CODE PROTECTION


The user memory may be read to or written from any location using the Table Read and Table Write instructions. The device ID may be read with Table Reads. The configuration registers may be read and written with the Table Read and Table Write instructions.

In user mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from Table Writes if the WRTn configuration bit is '0'. The EBTRn bits control Table Reads. For a block of user memory with the EBTRn bit set to '0', a Table Read instruction that executes from within that block is allowed to read. A Table Read instruction that executes from a location

outside of that block is not allowed to read, and will result in reading '0's. Figures 24-4 through 24-6 illustrate Table Write and Table Read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED



PIC18FXX8

FIGURE 24-5: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED





FIGURE 24-6: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



24.4.2 DATA EEPROM CODE PROTECTION

The entire Data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of Data EEPROM. WRTD inhibits external writes to Data EEPROM. The CPU can continue to read and write Data EEPROM regardless of the protection bit settings.

24.4.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write protected. The WRTC bit controls protection of the configuration registers. In user mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.5 ID Locations

Eight memory locations (200000h - 200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code protected.

24.6 In-Circuit Serial Programming

PIC18FXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When the DEBUG bit in configuration register CONFIG4L is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Resources used include 2 I/O pins, stack locations, program memory and data memory. For more information on the resources required, see the User's Guide for the In-Circuit Debugger you are using.

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies. The Microchip In-Circuit Debugger (ICD) used with the PIC18FXXX microcontrollers is the MPLAB® ICD 2.

24.8 Low Voltage ICSP Programming

The LVP bit configuration register CONFIG4L enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIH, but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIH to the MCLR pin.

2: While in low voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin.

3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIH on MCLR/VPP. The LVP bit can only be changed when using high voltage on MCLR.

It should be noted that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means unique user IDs, or user code can be reprogrammed or added.

PIC18FXX8

NOTES:

25.0 INSTRUCTION SET SUMMARY

The PIC18FXX8 instruction set adds many enhancements to the previous PICmicro® instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- **Byte-oriented** operations
- **Bit-oriented** operations
- **Literal** operations
- **Control** operations.

The PIC18FXX8 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

1. The file register (specified by the value of 'f')
2. The destination of the result (specified by the value of 'd')
3. The accessed memory (specified by the value of 'a')

'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

1. The file register (specified by the value of 'f')
2. The bit in the file register (specified by the value of 'b')
3. The accessed memory (specified by the value of 'a').

'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by the value of 'k')
- The desired FSR register to load the literal value into (specified by the value of 'f')
- No operand required (specified by the value of '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by the value of 'n')
- The mode of the Call or Return instructions (specified by the value of 's')
- The mode of the Table Read and Table Write instructions (specified by the value of 'm')
- No operand required (specified by the value of '—')

All instructions are a single word, except for four double word instructions. These four instructions were made double word instructions so that all the required information is available in these 32-bits. In the second word, the 4-MSb's are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 µs. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 µs. Two word branch instructions (if true) would take 3 µs.

Figure 25-1 shows the general formats that the instructions can have.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 25-2, lists the instructions recognized by the Microchip Assembler (MPASM™).

Section 25.1 provides a description of each instruction.

PIC18FXX8

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
ACCESS	ACCESS = 0: RAM access bit symbol
BANKED	BANKED = 1: RAM access bit symbol
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit; d = 0: store result in WREG, d = 1: store result in file register f
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
f _s	12-bit Register file address (0x000 to 0xFFF). This is the source address.
f _d	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
**	Post-Increment register (such as TBLPTR with Table reads and writes)
**	Post-Decrement register (such as TBLPTR with Table reads and writes)
**	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte (Register at address 0xFF4)
PRODL	Product of Multiply low byte (Register at address 0xFF3)
s	Fast Call/Return mode select bit. s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged (Register at address 0xFE8)
w	W = 0: Destination select bit symbol
WREG	Working register (accumulator) (Register at address 0xFE8)
x	Don't care (0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location) (Register at address 0xFF6)
TABLAT	8-bit Table Latch (Register at address 0xFF5)
TOS	Top-of-Stack
PC	Program Counter
PCL	Program Counter Low Byte (Register at address 0xFF9)
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch (Register at address 0xFFA)
PCLATU	Program Counter Upper Byte Latch (Register at address 0xFFB)
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
()	Contents
Æ	Assigned to
< >	Register bit field
⊆	In the set of
<i>italics</i>	User defined term (font is courier)

FIGURE 25-1: GENERAL FORMAT FOR INSTRUCTIONS

<p>Byte-oriented file register operations</p> <p>15 10 9 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>d</td> <td>a</td> <td>f (FILE #)</td> </tr> </table> <p>d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select Bank f = 8-bit file register address</p>		OPCODE	d	a	f (FILE #)	<p>Example Instruction</p> <p>ADDWF MYREG, W, B</p>	
OPCODE	d	a	f (FILE #)				
<p>Byte to Byte move operations (2-word)</p> <p>15 12 11 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>f (Source FILE #)</td> </tr> </table> <p>15 12 11 0</p> <table border="1"> <tr> <td>1111</td> <td>f (Destination FILE #)</td> </tr> </table> <p>f = 12-bit file register address</p>		OPCODE	f (Source FILE #)	1111	f (Destination FILE #)	<p>MOVFF MYREG1, MYREG2</p>	
OPCODE	f (Source FILE #)						
1111	f (Destination FILE #)						
<p>Bit-oriented file register operations</p> <p>15 12 11 9 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>b (BIT #)</td> <td>a</td> <td>f (FILE #)</td> </tr> </table> <p>b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select Bank f = 8-bit file register address</p>		OPCODE	b (BIT #)	a	f (FILE #)	<p>BSF MYREG, bit, B</p>	
OPCODE	b (BIT #)	a	f (FILE #)				
<p>Literal operations</p> <p>15 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>k (literal)</td> </tr> </table> <p>k = 8-bit immediate value</p>		OPCODE	k (literal)	<p>MOVLW 0x7F</p>			
OPCODE	k (literal)						
<p>Control operations</p> <p>CALL, GOTO and Branch operations</p> <p>15 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>n<7:0> (literal)</td> </tr> </table> <p>15 12 11 0</p> <table border="1"> <tr> <td>1111</td> <td>n<19:8> (literal)</td> </tr> </table> <p>n = 20-bit immediate value</p>		OPCODE	n<7:0> (literal)	1111	n<19:8> (literal)	<p>GOTO Label</p>	
OPCODE	n<7:0> (literal)						
1111	n<19:8> (literal)						
<p>15 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>S</td> <td>n<7:0> (literal)</td> </tr> </table> <p>15 12 11 0</p> <table border="1"> <tr> <td>1111</td> <td>n<19:8> (literal)</td> </tr> </table> <p>S = Fast bit</p>		OPCODE	S	n<7:0> (literal)	1111	n<19:8> (literal)	<p>CALL MYFUNC</p>
OPCODE	S	n<7:0> (literal)					
1111	n<19:8> (literal)						
<p>15 11 10 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>n<10:0> (literal)</td> </tr> </table>		OPCODE	n<10:0> (literal)	<p>BRA MYFUNC</p>			
OPCODE	n<10:0> (literal)						
<p>15 8 7 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>n<7:0> (literal)</td> </tr> </table>		OPCODE	n<7:0> (literal)	<p>BC MYFUNC</p>			
OPCODE	n<7:0> (literal)						
<p>15 6 4 0</p> <table border="1"> <tr> <td>OPCODE</td> <td>f</td> <td>k (literal)</td> </tr> </table>		OPCODE	f	k (literal)	<p>LFSR FSR0, 0x100</p>		
OPCODE	f	k (literal)					
<p>15 11 7 0</p> <table border="1"> <tr> <td>1111</td> <td>0000</td> <td>k (literal)</td> </tr> </table>		1111	0000	k (literal)			
1111	0000	k (literal)					

PIC18FXX8

TABLE 25-2: PIC18FXX8 INSTRUCTION SET

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes
			MSb		LSb			
BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF f [,d] [,a]	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
ADDWFC f [,d] [,a]	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
ANDWF f [,d] [,a]	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1, 2, 6
CLRF f [,a]	Clear f	1	0110	101a	ffff	ffff	Z	2, 6
COMF f [,d] [,a]	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2, 6
CPFSEQ f [,a]	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4, 6
CPFSGT f [,a]	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4, 6
CPFSLT f [,a]	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2, 6
DECf f [,d] [,a]	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4, 6
DECFSZ f [,d] [,a]	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4, 6
DCFSNZ f [,d] [,a]	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2, 6
INCF f [,d] [,a]	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4, 6
INCFSZ f [,d] [,a]	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4, 6
INFSNZ f [,d] [,a]	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2, 6
IORWF f [,d] [,a]	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2, 6
MOVF f [,d] [,a]	Move f	1	0101	00da	ffff	ffff	Z, N	1, 6
MOVFF f _s , f _d	Move f _s (source) to 1st word f _d (destination)2nd word	2	1100	ffff	ffff	ffff	None	
MOVWF f [,a]	Move WREG to f	1	0110	111a	ffff	ffff	None	6
MULWF f [,a]	Multiply WREG with f	1	0000	001a	ffff	ffff	None	6
NEGF f [,a]	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
RLCF f [,d] [,a]	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	6
RLNCF f [,d] [,a]	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2, 6
RRCf f [,d] [,a]	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	6
RRNCF f [,d] [,a]	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	6
SETF f [,a]	Set f	1	0110	100a	ffff	ffff	None	6
SUBFWB f [,d] [,a]	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
SUBWF f [,d] [,a]	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	6
SUBWFB f [,d] [,a]	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 6
SWAPF f [,d] [,a]	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4, 6
TSTFSZ f [,a]	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2, 6
XORWF f [,d] [,a]	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	6
BIT-ORIENTED FILE REGISTER OPERATIONS								
BCF f, b [,a]	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2, 6
BSF f, b [,a]	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2, 6
BTFSC f, b [,a]	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4, 6
BTFSS f, b [,a]	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4, 6
BTG f [,d] [,a]	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2, 6

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal memory, the write will continue until terminated.
- 6:** Microchip MPASM™ Assembler automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0' according to address of register being used.

TABLE 25-2: PIC18FXX8 INSTRUCTION SET (CONTINUED)

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes	
			MSb			LSb			
CONTROL OPERATIONS									
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word 2nd word	2	1110	110s	kkkk	kkkk	None	
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	<u>TO</u> , <u>PD</u>	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	C	
GOTO	n	Go to address 1st word 2nd word	2	1110	1111	kkkk	kkkk	None	
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation (Note 4)	1	1111	xxxx	xxxx	xxxx	None	
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET	—	Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	s	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	—	Go into Standby mode	1	0000	0000	0000	0011	<u>TO</u> , <u>PD</u>	

- Note 1:** When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal memory, the write will continue until terminated.
- 6:** Microchip MPASM™ Assembler automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0' according to address of register being used.

PIC18FXX8

TABLE 25-2: PIC18FXX8 INSTRUCTION SET (CONTINUED)

Mnemonic, Operands	Description	Cycles	16-Bit Instruction Word				Status Affected	Notes	
			MSb			LSb			
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Load FSR(f) with a 12-bit literal (k)	2	1110	1110	00ff	kkkk	None	
				1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS									
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD*+		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT*+		Table Write with pre-increment		0000	0000	0000	1111	None	

- Note 1:** When a PORT register is modified as a function of itself (e.g., `MOVF PORTB, 1, 0`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and, where applicable, `d = 1`), the prescaler will be cleared if assigned.
- 3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
- 4:** Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.
- 5:** If the table write starts the write cycle to internal memory, the write will continue until terminated.
- 6:** Microchip MPASM™ Assembler automatically defaults destination bit 'd' to '1', while access bit 'a' defaults to '1' or '0' according to address of register being used.

25.1 Instruction Set

ADDLW ADD literal to W

Syntax: [label] ADDLW k
 Operands: $0 \leq k \leq 255$
 Operation: (WREG) + k → WREG
 Status Affected: N, OV, C, DC, Z
 Encoding:

0000	1111	kkkk	kkkk
------	------	------	------

 Description: The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.
 Words: 1
 Cycles: 1
 Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: ADDLW 0x15

Before Instruction

WREG = 0x10
 N = ?
 OV = ?
 C = ?
 DC = ?
 Z = ?

After Instruction

WREG = 0x25
 N = 0
 OV = 0
 C = 0
 DC = 0
 Z = 0

ADDWF ADD W to f

Syntax: [label] ADDWF f [,d] [,a]
 Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$
 Operation: (WREG) + (f) → dest
 Status Affected: N, OV, C, DC, Z
 Encoding:

0010	01da	ffff	ffff
------	------	------	------

 Description: Add WREG to register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the Bank will be selected as per the BSR value.
 Words: 1
 Cycles: 1
 Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWF REG, W

Before Instruction

WREG = 0x17
 REG = 0xC2
 N = ?
 OV = ?
 C = ?
 DC = ?
 Z = ?

After Instruction

WREG = 0xD9
 REG = 0xC2
 N = 1
 OV = 0
 C = 0
 DC = 0
 Z = 0

PIC18FXX8

ADDWFC ADD WREG and Carry bit to f

Syntax: [*label*] ADDWFC f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (WREG) + (f) + (C) → dest

Status Affected: N, OV, C, DC, Z

Encoding:

0010	00da	ffff	ffff
------	------	------	------

Description: Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWFC REG, W

Before Instruction

C = 1
REG = 0x02
WREG = 0x4D
N = ?
OV = ?
DC = ?
Z = ?

After Instruction

C = 0
REG = 0x02
WREG = 0x50
N = 0
OV = 0
DC = 0
Z = 0

ANDLW AND literal with WREG

Syntax: [*label*] ANDLW k

Operands: $0 \leq k \leq 255$

Operation: (WREG) .AND. k → WREG

Status Affected: N, Z

Encoding:

0000	1011	kkkk	kkkk
------	------	------	------

Description: The contents of WREG are AND'ed with the 8-bit literal 'k'. The result is placed in WREG.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: ANDLW 0x5F

Before Instruction

WREG = 0xA3
N = ?
Z = ?

After Instruction

WREG = 0x03
N = 0
Z = 0

ANDWF AND WREG with f

Syntax: [label] ANDWF f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (WREG) .AND. (f) → dest

Status Affected: N, Z

Encoding:

0001	01da	ffff	ffff
------	------	------	------

Description: The contents of WREG are AND'ed with register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: ANDWF REG, W

Before Instruction

WREG = 0x17
 REG = 0xC2
 N = ?
 Z = ?

After Instruction

WREG = 0x02
 REG = 0xC2
 N = 0
 Z = 0

BC Branch if Carry

Syntax: [label] BC n

Operands: $-128 \leq n \leq 127$

Operation: if carry bit is '1'
 (PC) + 2 + 2n → PC

Status Affected: None

Encoding:

1110	0010	nnnn	nnnn
------	------	------	------

Description: If the Carry bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BC 5

Before Instruction

PC = address (HERE)

After Instruction

If Carry = 1;
 PC = address (HERE+12)
 If Carry = 0;
 PC = address (HERE+2)

PIC18FXX8

BCF Bit Clear f

Syntax: [label] BCF f, b [,a]
 Operands: $0 \leq f \leq 255$
 $0 \leq b \leq 7$
 $a \in [0,1]$
 Operation: $0 \rightarrow f < b >$
 Status Affected: None
 Encoding:

1001	bbba	ffff	ffff
------	------	------	------

 Description: Bit 'b' in register 'f' is cleared. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, the Bank will be selected as per the BSR value.
 Words: 1
 Cycles: 1
 Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: BCF FLAG_REG, 7

Before Instruction
 FLAG_REG = 0xC7
 After Instruction
 FLAG_REG = 0x47

BN Branch if Negative

Syntax: [label] BN n
 Operands: $-128 \leq n \leq 127$
 Operation: if negative bit is '1' (PC) + 2 + 2n → PC
 Status Affected: None
 Encoding:

1110	0110	nnnn	nnnn
------	------	------	------

 Description: If the Negative bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.
 Words: 1
 Cycles: 1(2)
 Q Cycle Activity:
 If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BN Jump

Before Instruction
 PC = address (HERE)
 After Instruction
 If Negative = 1;
 PC = address (Jump)
 If Negative = 0;
 PC = address (HERE+2)

BNC Branch if Not Carry

Syntax: [*label*] BNC n

Operands: $-128 \leq n \leq 127$

Operation: if carry bit is '0'
 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding:

1110	0011	nnnn	nnnn
------	------	------	------

Description: If the Carry bit is '0', then the program will branch.
 The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC+2+2n$. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BNC Jump

Before Instruction

PC = address (HERE)

After Instruction

If Carry = 0;
 PC = address (Jump)
 If Carry = 1;
 PC = address (HERE+2)

BNN Branch if Not Negative

Syntax: [*label*] BNN n

Operands: $-128 \leq n \leq 127$

Operation: if negative bit is '0'
 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding:

1110	0111	nnnn	nnnn
------	------	------	------

Description: If the Negative bit is '0', then the program will branch.
 The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC+2+2n$. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BNN Jump

Before Instruction

PC = address (HERE)

After Instruction

If Negative = 0;
 PC = address (Jump)
 If Negative = 1;
 PC = address (HERE+2)

PIC18FXX8

BNOV Branch if Not Overflow

Syntax: [label] BNOV n

Operands: $-128 \leq n \leq 127$

Operation: if overflow bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding:

1110	0101	nnnn	nnnn
------	------	------	------

Description: If the Overflow bit is '0', then the program will branch.
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BNOV Jump

Before Instruction

PC = address (HERE)

After Instruction

If Overflow = 0;
PC = address (Jump)
If Overflow = 1;
PC = address (HERE+2)

BNZ Branch if Not Zero

Syntax: [label] BNZ n

Operands: $-128 \leq n \leq 127$

Operation: if zero bit is '0'
(PC) + 2 + 2n → PC

Status Affected: None

Encoding:

1110	0001	nnnn	nnnn
------	------	------	------

Description: If the Zero bit is '0', then the program will branch.
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BNZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If Zero = 0;
PC = address (Jump)
If Zero = 1;
PC = address (HERE+2)

BRA Unconditional Branch

Syntax: [label] BRA n

Operands: $-1024 \leq n \leq 1023$

Operation: $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding:

1101	0nnn	nnnn	nnnn
------	------	------	------

Description: Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be $PC+2+2n$. This instruction is a two-cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC	
No operation	No operation	No operation	No operation	

Example: HERE BRA Jump

Before Instruction
PC = address (HERE)

After Instruction
PC = address (Jump)

BSF Bit Set f

Syntax: [label] BSF f, b[a]

Operands: $0 \leq f \leq 255$
 $0 \leq b \leq 7$
 $a \in [0,1]$

Operation: $1 \rightarrow f\langle b \rangle$

Status Affected: None

Encoding:

1000	bbba	ffff	ffff
------	------	------	------

Description: Bit 'b' in register 'f' is set. If 'a' is 0, Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value (default).

Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'	

Example: BSF FLAG_REG, 7, 1

Before Instruction
FLAG_REG = 0x0A

After Instruction
FLAG_REG = 0x8A

PIC18FXX8

BTFSK Bit Test File, Skip if Clear

Syntax: [label] BTFSK f, b [,a]

Operands: $0 \leq f \leq 255$
 $0 \leq b \leq 7$
 $a \in [0,1]$

Operation: skip if (f) = 0

Status Affected: None

Encoding:

1011	bbba	ffff	ffff
------	------	------	------

Description: If bit 'b' in register 'f' is 0, then the next instruction is skipped.
 If bit 'b' is 0, then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example: HERE BTFSK FLAG, 1, ACCESS
 FALSE :
 TRUE :

Before Instruction

PC = address (HERE)

After Instruction

If FLAG<1> = 0;
 PC = address (TRUE)
 If FLAG<1> = 1;
 PC = address (FALSE)

BTFS Bit Test File, Skip if Set

Syntax: [label] BTFS f, b [,a]

Operands: $0 \leq f \leq 255$
 $0 \leq b < 7$
 $a \in [0,1]$

Operation: skip if (f) = 1

Status Affected: None

Encoding:

1010	bbba	ffff	ffff
------	------	------	------

Description: If bit 'b' in register 'f' is 1, then the next instruction is skipped.
 If bit 'b' is 1, then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example: HERE BTFS FLAG, 1, ACCESS
 FALSE :
 TRUE :

Before Instruction

PC = address (HERE)

After Instruction

If FLAG<1> = 0;
 PC = address (FALSE)
 If FLAG<1> = 1;
 PC = address (TRUE)

BTG Bit Toggle f

Syntax: [*label*] BTG f, b [,a]

Operands: $0 \leq f \leq 255$
 $0 \leq b < 7$
 $a \in [0,1]$

Operation: ($\bar{f} < b$) \rightarrow f < b

Status Affected: None

Encoding:

0111	bbba	ffff	ffff
------	------	------	------

Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: BTG PORTC, 4

Before Instruction:

PORTC = 0111 0101 [0x75]

After Instruction:

PORTC = 0110 0101 [0x65]

BOV Branch if Overflow

Syntax: [*label*] BOV n

Operands: $-128 \leq n \leq 127$

Operation: if overflow bit is '1'
(PC) + 2 + 2n \rightarrow PC

Status Affected: None

Encoding:

1110	0100	nnnn	nnnn
------	------	------	------

Description: If the Overflow bit is '1', then the program will branch.
The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BOV Jump

Before Instruction

PC = address (HERE)

After Instruction

If Overflow = 1;

PC = address (Jump)

If Overflow = 0;

PC = address (HERE+2)

PIC18FXX8

BZ Branch if Zero

Syntax: [*label*] BZ *n*

Operands: $-128 \leq n \leq 127$

Operation: if Zero bit is '1'
(PC) + 2 + 2*n* → PC

Status Affected: None

Encoding:

1110	0000	nnnn	nnnn
------	------	------	------

Description: If the Zero bit is '1', then the program will branch. The 2's complement number '2*n*' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2*n*. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation

Example: HERE BZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If Zero = 1;
PC = address (Jump)
If Zero = 0;
PC = address (HERE+2)

CALL Subroutine Call

Syntax: [*label*] CALL *k* [,*s*]

Operands: $0 \leq k \leq 1048575$
s ∈ [0,1]

Operation: (PC) + 4 → TOS,
k → PC<20:1>,
if *s* = 1
(WREG) → WS,
(STATUS) → STATUSSS,
(BSR) → BSRS

Status Affected: None

Encoding:

1110	110 <i>s</i>	<i>k</i> ₇ kkk	kkkk ₀
1111	<i>k</i> ₁₉ kkk	kkkk	kkkk ₈

1st word (k<7:0>)
2nd word (k<19:8>)

Description: Subroutine call of entire 2 Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If 's' = 1, the WREG, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSSS and BSRS. If 's' = 0, no update occurs (default). Then the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.

Words: 2

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>.	Push PC to stack	Read literal 'k'<19:8>. Write to PC
No operation	No operation	No operation	No operation

Example: HERE CALL THERE, FAST

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (THERE)
TOS = Address (HERE + 4)
WS = WREG
BSRS = BSR
STATUSSS = STATUS

CLRF **Clear f**

Syntax: `[label] CLRF f [,a]`

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: $000h \rightarrow f$
 $1 \rightarrow Z$

Status Affected: Z

Encoding:

0110	101a	ffff	ffff
------	------	------	------

Description: Clears the contents of the specified register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: CLRF FLAG_REG

Before Instruction

FLAG_REG = 0x5A
Z = ?

After Instruction

FLAG_REG = 0x00
Z = 0

CLRWDT **Clear Watchdog Timer**

Syntax: `[label] CLRWDT`

Operands: None

Operation: $000h \rightarrow WDT$,
 $000h \rightarrow WDT$ postscaler,
 $1 \rightarrow \overline{TO}$,
 $1 \rightarrow \overline{PD}$

Status Affected: \overline{TO} , \overline{PD}

Encoding:

0000	0000	0000	0100
------	------	------	------

Description: CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	Process Data	No operation

Example: CLRWDT

Before Instruction

WDT counter = ?
WDT postscaler = ?
 \overline{TO} = ?
 \overline{PD} = ?

After Instruction

WDT counter = 0x00
WDT postscaler = 0
 \overline{TO} = 1
 \overline{PD} = 1

PIC18FXX8

COMF	Complement f								
Syntax:	[<i>label</i>] COMF f [,d [,a]]								
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]								
Operation:	(\bar{f}) → dest								
Status Affected:	N,Z								
Encoding:	<table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="padding: 2px;">0001</td> <td style="padding: 2px;">11da</td> <td style="padding: 2px;">ffff</td> <td style="padding: 2px;">ffff</td> </tr> </table>	0001	11da	ffff	ffff				
0001	11da	ffff	ffff						
Description:	The contents of register 'f' are complemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	<table border="1" style="display: inline-table; border-collapse: collapse; text-align: center;"> <tr> <td style="padding: 2px;">Q1</td> <td style="padding: 2px;">Q2</td> <td style="padding: 2px;">Q3</td> <td style="padding: 2px;">Q4</td> </tr> <tr> <td style="padding: 2px;">Decode</td> <td style="padding: 2px;">Read register 'f'</td> <td style="padding: 2px;">Process Data</td> <td style="padding: 2px;">Write to destination</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process Data	Write to destination
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	Write to destination						

<u>Example:</u>	COMP	REG
Before Instruction		
REG	=	0x13
N	=	?
Z	=	?
After Instruction		
REG	=	0x13
WREG	=	0xEC
N	=	1
Z	=	0

CPFSEQ	Compare f with WREG, skip if f = WREG				
Syntax:	[<i>label</i>] CPFSEQ f [,a]				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]				
Operation:	(f) – (WREG), skip if (f) = (WREG) (unsigned comparison)				
Status Affected:	None				
Encoding:	<table border="1" style="display: inline-table; border-collapse: collapse;"> <tr> <td style="padding: 2px;">0110</td> <td style="padding: 2px;">001a</td> <td style="padding: 2px;">ffff</td> <td style="padding: 2px;">ffff</td> </tr> </table>	0110	001a	ffff	ffff
0110	001a	ffff	ffff		
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.				
Words:	1				
Cycles:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.				

Q Cycle Activity:	<table border="1" style="display: inline-table; border-collapse: collapse; text-align: center;"> <tr> <td style="padding: 2px;">Q1</td> <td style="padding: 2px;">Q2</td> <td style="padding: 2px;">Q3</td> <td style="padding: 2px;">Q4</td> </tr> <tr> <td style="padding: 2px;">Decode</td> <td style="padding: 2px;">Read register 'f'</td> <td style="padding: 2px;">Process Data</td> <td style="padding: 2px;">No operation</td> </tr> </table>	Q1	Q2	Q3	Q4	Decode	Read register 'f'	Process Data	No operation				
Q1	Q2	Q3	Q4										
Decode	Read register 'f'	Process Data	No operation										
If skip:	<table border="1" style="display: inline-table; border-collapse: collapse; text-align: center;"> <tr> <td style="padding: 2px;">Q1</td> <td style="padding: 2px;">Q2</td> <td style="padding: 2px;">Q3</td> <td style="padding: 2px;">Q4</td> </tr> <tr> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> </tr> </table>	Q1	Q2	Q3	Q4	No operation	No operation	No operation	No operation				
Q1	Q2	Q3	Q4										
No operation	No operation	No operation	No operation										
If skip and followed by 2-word instruction:	<table border="1" style="display: inline-table; border-collapse: collapse; text-align: center;"> <tr> <td style="padding: 2px;">Q1</td> <td style="padding: 2px;">Q2</td> <td style="padding: 2px;">Q3</td> <td style="padding: 2px;">Q4</td> </tr> <tr> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> </tr> <tr> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> <td style="padding: 2px;">No operation</td> </tr> </table>	Q1	Q2	Q3	Q4	No operation	No operation	No operation	No operation	No operation	No operation	No operation	No operation
Q1	Q2	Q3	Q4										
No operation	No operation	No operation	No operation										
No operation	No operation	No operation	No operation										

<u>Example:</u>	HERE	CPFSEQ	REG
	NEQUAL	:	
	EQUAL	:	

Before Instruction		
PC Address	=	HERE
WREG	=	?
REG	=	?
After Instruction		
If REG	=	WREG;
PC	=	Address (EQUAL)
If REG	¼	WREG;
PC	=	Address (NEQUAL)

CPFSGT **Compare f with WREG,
skip if f > WREG**

Syntax: [label] CPFSGT f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: (f) - (WREG),
 skip if (f) > (WREG)
 (unsigned comparison)

Status Affected: None

Encoding:

0110	010a	ffff	ffff
------	------	------	------

Description: Compares the contents of data memory location 'f' to the contents of the WREG by performing an unsigned subtraction.

 If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
 Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```

HERE        CPFSGT REG
NGREATER   :
GREATER    :
```

Before Instruction

```

PC        =    Address (HERE)
WREG     =    ?
```

After Instruction

```

If REG    >    WREG;
PC        =    Address (GREATER)
If REG    £    WREG;
PC        =    Address (NGREATER)
```

CPFSLT **Compare f with WREG,
skip if f < WREG**

Syntax: [label] CPFSLT f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: (f) - (WREG),
 skip if (f) < (WREG)
 (unsigned comparison)

Status Affected: None

Encoding:

0110	000a	ffff	ffff
------	------	------	------

Description: Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction.

 If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
 Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```

HERE        CPFSLT REG
NLESS      :
LESS        :
```

Before Instruction

```

PC        =    Address (HERE)
WREG     =    ?
```

After Instruction

```

If REG    <    WREG;
PC        =    Address (LESS)
If REG    $    WREG;
PC        =    Address (NLESS)
```

PIC18FXX8

DAW **Decimal Adjust WREG Register**

Syntax: *[label]* DAW

Operands: None

Operation: If [WREG<3:0> >9] or [DC = 1] then
 (WREG<3:0>) + 6 → W<3:0>;
 else
 (WREG<3:0>) → W<3:0>;

 If [WREG<7:4> >9] or [C = 1] then
 (WREG<7:4>) + 6 → WREG<7:4>;
 else
 (WREG<7:4>) → WREG<7:4>;

Status Affected: C

Encoding:

0000	0000	0000	0111
------	------	------	------

Description: DAW adjusts the eight-bit value in WREG, resulting from the earlier addition of two variables (each in packed BCD format) and produces a correct packed BCD result.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register WREG	Process Data	Write WREG

Example 1: DAW

Before Instruction

WREG = 0xA5

C = 0

DC = 0

After Instruction

WREG = 0x05

C = 1

DC = 0

Example 2:

Before Instruction

WREG = 0xCE

C = 0

DC = 0

After Instruction

WREG = 0x34

C = 1

DC = 0

DECf **Decrement f**

Syntax: *[label]* DECf f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (f) - 1 → dest

Status Affected: C, DC, N, OV, Z

Encoding:

0000	01da	ffff	ffff
------	------	------	------

Description: Decrement register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: DECf CNT

Before Instruction

CNT = 0x01

Z = 0

After Instruction

CNT = 0x00

Z = 1

DECFSZ **Decrement f, skip if 0**

Syntax: [label] DECFSZ f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) - 1 \rightarrow \text{dest}$,
 skip if result = 0

Status Affected: None

Encoding:

0010	11da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are decremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default).

 If the result is 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```

HERE      DECFSZ    CNT
            GOTO      LOOP
CONTINUE
    
```

Before Instruction
 PC = Address (HERE)

After Instruction
 CNT = CNT - 1
 If CNT = 0;
 PC = Address (CONTINUE)
 If CNT \neq 0;
 PC = Address (HERE+2)

DCFSNZ **Decrement f, skip if not 0**

Syntax: [label] DCFSNZ f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) - 1 \rightarrow \text{dest}$,
 skip if result \neq 0

Status Affected: None

Encoding:

0100	11da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are decremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default).

 If the result is not 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```

HERE      DCFSNZ    TEMP
ZERO      :
NZERO     :
    
```

Before Instruction
 TEMP = ?

After Instruction
 TEMP = TEMP - 1,
 If TEMP = 0;
 PC = Address (ZERO)
 If TEMP \neq 0;
 PC = Address (NZERO)

PIC18FXX8

GOTO Unconditional Branch

Syntax: [label] GOTO k

Operands: $0 \leq k \leq 1048575$

Operation: $k \rightarrow PC <20:1>$

Status Affected: None

Encoding:

1st word ($k <7:0>$)

2nd word ($k <19:8>$)

1110	1111	k_7kkk	$kkkk_0$
1111	$k_{19}kkk$	$kkkk$	$kkkk_8$

Description: GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.

Words: 2

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Decode	Read literal 'k'<7:0>	No operation	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation	No operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF Increment f

Syntax: [label] INCF f [,d [,a]]

Operands: $0 \leq f \leq 255$

$d \in [0,1]$

$a \in [0,1]$

Operation: $(f) + 1 \rightarrow \text{dest}$

Status Affected: C, DC, N, OV, Z

Encoding:

0010	10da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Decode	Read register 'f'	Process Data	Write to destination

Example: INCF CNT

Before Instruction

CNT = 0xFF
 Z = 0
 C = ?
 DC = ?

After Instruction

CNT = 0x00
 Z = 1
 C = 1
 DC = 1

INCSZ Increment f, skip if 0

Syntax: [label] INCSZ f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) + 1 \rightarrow \text{dest}$,
 skip if result = 0

Status Affected: None

Encoding:

0011	11da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default).
 If the result is 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```
HERE  INCSZ  CNT
NZERO :
ZERO  :
```

Before Instruction

PC = Address (HERE)

After Instruction

```
CNT = CNT + 1
If CNT = 0;
    PC = Address (ZERO)
If CNT ≠ 0;
    PC = Address (NZERO)
```

INFSNZ Increment f, skip if not 0

Syntax: [label] INFSNZ f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) + 1 \rightarrow \text{dest}$,
 skip if result ≠ 0

Status Affected: None

Encoding:

0100	10da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default).
 If the result is not 0, the next instruction, which is already fetched is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```
HERE  INFSNZ  REG
ZERO  :
NZERO :
```

Before Instruction

PC = Address (HERE)

After Instruction

```
REG = REG + 1
If REG ≠ 0;
    PC = Address (NZERO)
If REG = 0;
    PC = Address (ZERO)
```

PIC18FXX8

IORLW Inclusive OR literal with WREG

Syntax: [label] IORLW k

Operands: $0 \leq k \leq 255$

Operation: (WREG) .OR. k \rightarrow WREG

Status Affected: N, Z

Encoding:

0000	1001	kkkk	kkkk
------	------	------	------

Description: The contents of WREG are OR'ed with the eight-bit literal 'k'. The result is placed in WREG.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: IORLW 0x35

Before Instruction

WREG = 0x9A
 N = ?
 Z = ?

After Instruction

WREG = 0xBF
 N = 1
 Z = 0

IORWF Inclusive OR WREG with f

Syntax: [label] IORWF f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in \{0,1\}$
 $a \in \{0,1\}$

Operation: (WREG) .OR. (f) \rightarrow dest

Status Affected: N,Z

Encoding:

0001	00da	ffff	ffff
------	------	------	------

Description: Inclusive OR W with register 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: IORWF RESULT, W

Before Instruction

RESULT = 0x13
 WREG = 0x91
 N = ?
 Z = ?

After Instruction

RESULT = 0x13
 WREG = 0x93
 N = 1
 Z = 0

LFSR **Load FSR**

Syntax: [*label*] LFSR f,k

Operands: $0 \leq f \leq 2$
 $0 \leq k \leq 4095$

Operation: $k \rightarrow \text{FSRf}$

Status Affected: None

Encoding:

1110	1110	00ff	$k_{11}kkk$
1111	0000	k_7kkk	kkkk

Description: The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.

Words: 2

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH
Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL

Example: LFSR FSR2, 0x3AB

After Instruction

FSR2H	=	0x03
FSR2L	=	0xAB

MOVf **Move f**

Syntax: [*label*] MOVf f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $f \rightarrow \text{dest}$

Status Affected: N, Z

Encoding:

0101	00da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte Bank. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write W

Example: MOVf REG, W

Before Instruction

REG	=	0x22
WREG	=	0xFF
N	=	?
Z	=	?

After Instruction

REG	=	0x22
WREG	=	0x22
N	=	0
Z	=	0

PIC18FXX8

MOVFF Move f to f

Syntax: [*label*] MOVFF *f_s*,*f_d*

Operands: $0 \leq f_s \leq 4095$
 $0 \leq f_d \leq 4095$

Operation: (*f_s*) → *f_d*

Status Affected: None

Encoding:

1100	ffff	ffff	ffff _s
1111	ffff	ffff	ffff _d

1st word (source)
2nd word (destin.)

Description: The contents of source register '*f_s*' are moved to destination register '*f_d*'. Location of source '*f_s*' can be anywhere in the 4096-byte data space (000h to FFFh), and location of destination '*f_d*' can also be anywhere from 000h to FFFh.

Either source or destination can be WREG (a useful special situation).

MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

Words: 2

Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register ' <i>f</i> ' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register ' <i>f</i> ' (dest)

Example: MOVFF REG1, REG2

Before Instruction
REG1 = 0x33
REG2 = 0x11

After Instruction
REG1 = 0x33,
REG2 = 0x33

MOVLB Move literal to low nibble in BSR

Syntax: [*label*] MOVLB *k*

Operands: $0 \leq k \leq 255$

Operation: *k* → BSR

Status Affected: None

Encoding:

0000	0001	kkkk	kkkk
------	------	------	------

Description: The 8-bit literal '*k*' is loaded into the Bank Select Register (BSR).

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal ' <i>k</i> '	Process Data	Write literal ' <i>k</i> ' to BSR

Example: MOVLB 0x05

Before Instruction
BSR register = 0x02

After Instruction
BSR register = 0x05

MOVLW Move literal to WREG

Syntax: [*label*] MOVLW *k*

Operands: $0 \leq k \leq 255$

Operation: $k \rightarrow$ WREG

Status Affected: None

Encoding:

0000	1110	kkkk	kkkk
------	------	------	------

Description: The eight-bit literal 'k' is loaded into WREG.

Words: 1

Cycles: 1

Q Cycle Activity: .

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: MOVLW 0x5A

After Instruction
WREG = 0x5A

MOVWF Move WREG to f

Syntax: [*label*] MOVWF *f* [,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: (WREG) \rightarrow f

Status Affected: None

Encoding:

0110	111a	ffff	ffff
------	------	------	------

Description: Move data from WREG to register 'f'. Location 'f' can be anywhere in the 256-byte Bank. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: MOVWF REG

Before Instruction

WREG = 0x4F
REG = 0xFF

After Instruction

WREG = 0x4F
REG = 0x4F

PIC18FXX8

MULLW Multiply Literal with WREG

Syntax: [label] MULLW k

Operands: $0 \leq k \leq 255$

Operation: (WREG) x k → PRODH:PRODL

Status Affected: None

Encoding:

0000	1101	kkkk	kkkk
------	------	------	------

Description: An unsigned multiplication is carried out between the contents of WREG and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. WREG is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write registers PRODH:PRODL

Example: MULLW 0xC4

Before Instruction

WREG = 0xE2
 PRODH = ?
 PRODL = ?

After Instruction

WREG = 0xE2
 PRODH = 0xAD
 PRODL = 0x08

MULWF Multiply WREG with f

Syntax: [label] MULWF f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: (WREG) x (f) → PRODH:PRODL

Status Affected: None

Encoding:

0000	001a	ffff	ffff
------	------	------	------

Description: An unsigned multiplication is carried out between the contents of WREG and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both WREG and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write registers PRODH:PRODL

Example: MULWF REG

Before Instruction

WREG = 0xC4
 REG = 0xB5
 PRODH = ?
 PRODL = ?

After Instruction

WREG = 0xC4
 REG = 0xB5
 PRODH = 0x8A
 PRODL = 0x94

NEGF Negate f

Syntax: [label] NEGF f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: $(\bar{f}) + 1 \rightarrow f$

Status Affected: N, OV, C, DC, Z

Encoding:

0110	110a	ffff	ffff
------	------	------	------

Description: Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Decode	Read register 'f'	Process Data	Write register 'f'

Example: NEGF REG

Before Instruction

```
REG = 0011 1010 [0x3A]
N   = ?
OV  = ?
C   = ?
DC  = ?
Z   = ?
```

After Instruction

```
REG = 1100 0110 [0xC6]
N   = 1
OV  = 0
C   = 0
DC  = 0
Z   = 0
```

NOP No Operation

Syntax: [label] NOP

Operands: None

Operation: No operation

Status Affected: None

Encoding:

0000	0000	0000	0000
1111	xxxx	xxxx	xxxx

Description: No operation.

Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation	No operation

Example:

None.

PIC18FXX8

POP Pop Top of Return Stack

Syntax: [*label*] POP

Operands: None

Operation: (TOS) → bit bucket

Status Affected: None

Encoding:

0000	0000	0000	0110
------	------	------	------

Description: The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack.

This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	Pop TOS value	No operation

Example: POP GOTO NEW

Before Instruction
 TOS = 0031A2h
 Stack (1 level down) = 014332h

After Instruction
 TOS = 014332h
 PC = NEW

PUSH Push Top of Return Stack

Syntax: [*label*] PUSH

Operands: None

Operation: (PC+2) → TOS

Status Affected: None

Encoding:

0000	0000	0000	0101
------	------	------	------

Description: The PC+2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack.

This instruction allows implementing a software stack by modifying TOS, and then push it onto the return stack.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Push PC+2 onto return stack	No operation	No operation

Example: PUSH

Before Instruction
 TOS = 00345Ah
 PC = 000124h

After Instruction
 PC = 000126h
 TOS = 000126h
 Stack (1 level down) = 00345Ah

RCALL Relative Call

Syntax: [label] RCALL n
 Operands: $-1024 \leq n \leq 1023$
 Operation: (PC) + 2 → TOS,
 (PC) + 2 + 2n → PC

Status Affected: None

Encoding:

1101	1nnn	nnnn	nnnn
------	------	------	------

Description: Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'n' Push PC to stack	Process Data	Write to PC
No operation	No operation	No operation	No operation

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump)

TOS = Address (HERE+2)

RESET Reset

Syntax: [label] RESET
 Operands: None
 Operation: Reset all registers and flags that are affected by a MCLR Reset.

Status Affected: All

Encoding:

0000	0000	1111	1111
------	------	------	------

Description: This instruction provides a way to execute a MCLR Reset in software.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Start reset	No operation	No operation

Example: RESET

After Instruction

Registers = Reset Value

Flags* = Reset Value

PIC18FXX8

RETFIE Return from Interrupt

Syntax: [label] RETFIE [s]
 Operands: $s \in [0,1]$
 Operation: (TOS) → PC,
 1 → GIE/GIEH or PEIE/GIEL,
 if $s = 1$
 (WS) → W,
 (STATUS) → STATUS,
 (BSRS) → BSR,
 PCLATU, PCLATH are unchanged.

Status Affected: None
 Encoding:

0000	0000	0001	000s
------	------	------	------

Description: Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUS and BSRs are loaded into their corresponding registers, WREG, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).

Words: 1
 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	Pop PC from stack Set GIEH or GIEL
No operation	No operation	No operation	No operation

Example: RETFIE 1

After Interrupt

PC	=	TOS
WREG	=	WS
BSR	=	BSRS
STATUS	=	STATUS
GIE/GIEH, PEIE/GIEL	=	1

RETLW Return Literal to WREG

Syntax: [label] RETLW k
 Operands: $0 \leq k \leq 255$
 Operation: $k \rightarrow W$,
 (TOS) → PC,
 PCLATU, PCLATH are unchanged.

Status Affected: None
 Encoding:

0000	1100	kkkk	kkkk
------	------	------	------

Description: W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.

Words: 1
 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Pop PC from stack, write to W
No operation	No operation	No operation	No operation

Example:

```
CALL TABLE ; WREG contains table
              ; offset value
              ; WREG now has
              ; table value
:
TABLE
ADDWF PCL    ; WREG = offset
RETLW k0    ; Begin table
RETLW k1    ;
:
RETLW kn    ; End of table
```

Before Instruction
 WREG = 0x07
 After Instruction
 WREG = value of kn

RETURN Return from Subroutine

Syntax: [label] RETURN [s]
 Operands: s ∈ [0,1]
 Operation: (TOS) → PC,
 if s = 1
 (WS) → W,
 (STATUS) → STATUS,
 (BSRS) → BSR,
 PCLATU, PCLATH are unchanged

Status Affected: None

Encoding:

0000	0000	0001	001s
------	------	------	------

Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's' = 1, the contents of the shadow registers WS, STATUS and BSRS are loaded into their corresponding registers, WREG, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).

Words: 1

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	No operation	Process Data	Pop PC from stack	
No operation	No operation	No operation	No operation	

Example: RETURN

After Call
 PC = TOS

RETURN FAST

Before Instruction

WREG = 0x04
 STATUS = 0x00
 BSR = 0x00

After Instruction

WREG = 0x04
 STATUS = 0x00
 BSR = 0x00
 PC = TOS

RLCF Rotate Left f through Carry

Syntax: [label] RLCF f[,d[,a]]

Operands: 0 ≤ f ≤ 255
 d ∈ [0,1]
 a ∈ [0,1]


Operation: (f<n>) → dest<n+1>,
 (f<7>) → C,
 (C) → dest<0>

Status Affected: C,N,Z

Encoding:

0011	01da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.



Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination	

Example: RLCF REG, W

Before Instruction

REG = 1110 0110
 C = 0
 N = ?
 Z = ?

After Instruction

REG = 1110 0110
 WREG = 1100 1100
 C = 1
 N = 1
 Z = 0

PIC18FXX8

RLNCF Rotate Left f (no carry)

Syntax: [*label*] RLNCF f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$


Operation: (f<n>) → dest<n+1>,
 (f<7>) → dest<0>

Status Affected: N,Z

Encoding:

0100	01da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are rotated one bit to the left. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.



Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: RLNCF REG

Before Instruction

REG = 1010 1011
 N = ?
 Z = ?

After Instruction

REG = 0101 0111
 N = 0
 Z = 0

RRCF Rotate Right f through Carry

Syntax: [*label*] RRCF f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$


Operation: (f<n>) → dest<n-1>,
 (f<0>) → C,
 (C) → dest<7>

Status Affected: C,N,Z

Encoding:

0011	00da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.



Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: RRCF REG, W

Before Instruction

REG = 1110 0110
 C = 0
 N = ?
 Z = ?

After Instruction

REG = 1110 0110
 WREG = 0111 0011
 C = 0
 N = 0
 Z = 0

RRNCF Rotate Right f (no carry)

Syntax: [label] RRNCF f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$


Operation: $(f \langle n \rangle) \rightarrow \text{dest} \langle n-1 \rangle$,
 $(f \langle 0 \rangle) \rightarrow \text{dest} \langle 7 \rangle$

Status Affected: N, Z

Encoding:

0100	00da	ffff	ffff
------	------	------	------

Description: The contents of register 'f' are rotated one bit to the right. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.



Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example 1: RRNCF REG

Before Instruction
REG = 1101 0111
N = ?
Z = ?

After Instruction
REG = 1110 1011
N = 1
Z = 0

Example 2: RRNCF REG, 0, 0

Before Instruction
WREG = ?
REG = 1101 0111
N = ?
Z = ?

After Instruction
WREG = 1110 1011
REG = 1101 0111
N = 1
Z = 0

SETF Set f

Syntax: [label] SETF f[,a]

Operands: $0 \leq f \leq 255$
 $a \in [0,1]$

Operation: FFh \rightarrow f

Status Affected: None

Encoding:

0110	100a	ffff	ffff
------	------	------	------

Description: The contents of the specified register are set to FFh. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: SETF REG

Before Instruction
REG = 0x5A

After Instruction
REG = 0xFF

PIC18FXX8

SLEEP **Enter SLEEP mode**

Syntax: [*label*] SLEEP

Operands: None

Operation: 00h → WDT,
 0 → WDT postscaler,
 1 → \overline{TO} ,
 0 → \overline{PD}

Status Affected: \overline{TO} , \overline{PD}

Encoding:

0000	0000	0000	0011
------	------	------	------

Description: The power-down status bit (\overline{PD}) is cleared. The time-out status bit (\overline{TO}) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	Process Data	Go to sleep

Example: SLEEP

Before Instruction

\overline{TO} = ?

\overline{PD} = ?

After Instruction

\overline{TO} = 1†

\overline{PD} = 0

† If WDT causes wake-up, this bit is cleared.

SUBFWB **Subtract f from WREG with borrow**

Syntax: [*label*] SUBFWB f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (WREG) – (f) – (\overline{C}) → dest

Status Affected: N,OV, C, DC, Z

Encoding:

0101	01da	ffff	ffff
------	------	------	------

Description: Subtract register 'f' and carry flag (borrow) from WREG (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example 1: SUBFWB REG

Before Instruction

REG = 3

WREG = 2

C = 1

After Instruction

REG = 0xFF

WREG = 2

C = 0

Z = 0

N = 1 ; result is negative

Example 2: SUBFWB REG

Before Instruction

REG = 2

WREG = 5

C = 1

After Instruction

REG = 2

WREG = 3

C = 1

Z = 0

N = 0 ; result is positive

Example 3: SUBFWB REG

Before Instruction

REG = 1

WREG = 2

C = 0

After Instruction

REG = 0

WREG = 2

C = 1

Z = 1 ; result is zero

N = 0

SUBLW Subtract WREG from literal

Syntax: [label] SUBLW k

Operands: $0 \leq k \leq 255$

Operation: $k - (WREG) \rightarrow WREG$

Status Affected: N, OV, C, DC, Z

Encoding:

0000	1000	kkkk	kkkk
------	------	------	------

Description: WREG is subtracted from the eight-bit literal 'k'. The result is placed in WREG.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example 1: SUBLW 0x02

Before Instruction
WREG = 1
C = ?

After Instruction
WREG = 1
C = 1 ; result is positive
Z = 0
N = 0

Example 2: SUBLW 0x02

Before Instruction
WREG = 2
C = ?

After Instruction
WREG = 0
C = 1 ; result is zero
Z = 1
N = 0

Example 3: SUBLW 0x02

Before Instruction
WREG = 3
C = ?

After Instruction
WREG = 0xFF; (2's complement)
C = 0 ; result is negative
Z = 0
N = 1

SUBWF Subtract WREG from f

Syntax: [label] SUBWF f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) - (WREG) \rightarrow \text{dest}$

Status Affected: N, OV, C, DC, Z

Encoding:

0101	11da	ffff	ffff
------	------	------	------

Description: Subtract WREG from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example 1: SUBWF REG

Before Instruction
REG = 3
WREG = 2
C = ?

After Instruction
REG = 1
WREG = 2
C = 1 ; result is positive
Z = 0
N = 0

Example 2: SUBWF REG, W

Before Instruction
REG = 2
WREG = 2
C = ?

After Instruction
REG = 2
WREG = 0
C = 1 ; result is zero
Z = 1
N = 0

Example 3: SUBWF REG

Before Instruction
REG = 1
WREG = 2
C = ?

After Instruction
REG = 0xFF; (2's complement)
WREG = 2
C = 0 ; result is negative
Z = 0
N = 1

PIC18FXX8

SUBWFB Subtract WREG from f with Borrow

Syntax: [label] SUBWFB f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f) - (WREG) - (\bar{C}) \rightarrow \text{dest}$

Status Affected: N,OV, C, DC, Z

Encoding:

0101	10da	ffff	ffff
------	------	------	------

Description: Subtract WREG and the carry flag (borrow) from register 'f' (2's complement method). If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example 1: SUBWFB REG

Before Instruction

REG = 0x19 (0001 1001)
WREG = 0x0D (0000 1101)
C = 1

After Instruction

REG = 0x0C (0000 1011)
WREG = 0x0D (0000 1101)
C = 1
Z = 0
N = 0 ; result is positive

Example 2: SUBWFB REG, W

Before Instruction

REG = 0x1B (0001 1011)
WREG = 0x1A (0001 1010)
C = 0

After Instruction

REG = 0x1B (0001 1011)
WREG = 0x00
C = 1
Z = 1 ; result is zero
N = 0

Example 3: SUBWFB REG

Before Instruction

REG = 0x03 (0000 0011)
WREG = 0x0E (0000 1101)
C = 1

After Instruction

REG = 0xF5 (1111 0100) [2's comp]
WREG = 0x0E (0000 1101)
C = 0
Z = 0
N = 1 ; result is negative

SWAPF Swap nibbles in f

Syntax: [label] SWAPF f[,d[,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: $(f<3:0>) \rightarrow \text{dest}<7:4>$,
 $(f<7:4>) \rightarrow \text{dest}<3:0>$

Status Affected: None

Encoding:

0011	10da	ffff	ffff
------	------	------	------

Description: The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: SWAPF REG

Before Instruction

REG = 0x53

After Instruction

REG = 0x35

TBLRD Table Read

Syntax: [*label*] TBLRD (*; *+; *-; +*)

Operands: None

Operation: if TBLRD *,
(Prog Mem (TBLPTR)) → TABLAT;
TBLPTR - No Change;
if TBLRD *+,
(Prog Mem (TBLPTR)) → TABLAT;
(TBLPTR) +1 → TBLPTR;
if TBLRD *-,
(Prog Mem (TBLPTR)) → TABLAT;
(TBLPTR) -1 → TBLPTR;
if TBLRD +*,
(TBLPTR) +1 → TBLPTR;
(Prog Mem (TBLPTR)) → TABLAT;

Status Affected: None

Encoding:

0000	0000	0000	10nn nn=0 * =1 ** =2 *- =3 **
------	------	------	---

Description: This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 Mbyte address range.

TBLPTR[0] = 0: Least Significant Byte of Program Memory Word

TBLPTR[0] = 1: Most Significant Byte of Program Memory Word

The TBLRD instruction can modify the value of TBLPTR as follows:

- no change
- post-increment
- post-decrement
- pre-increment

Words: 1

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation	No operation
No operation	No operation	operation (Read Program Memory)	operation	No operation (Write TABLAT)

TBLRD Table Read (cont'd)

Example 1: TBLRD **;

Before Instruction

TABLAT	=	0x55
TBLPTR	=	0x00A356
MEMORY(0x00A356)	=	0x34

After Instruction

TABLAT	=	0x34
TBLPTR	=	0x00A357

Example 2: TBLRD **;

Before Instruction

TABLAT	=	0xAA
TBLPTR	=	0x01A357
MEMORY(0x01A357)	=	0x12
MEMORY(0x01A358)	=	0x34

After Instruction

TABLAT	=	0x34
TBLPTR	=	0x01A358

PIC18FXX8

TBLWT Table Write

Syntax: [*label*] TBLWT (*; *+; *-; +*)

Operands: None

Operation: if TBLWT*,
(TABLAT) →
Holding Register (TBLPTR);
TBLPTR - No Change;
if TBLWT*+,
(TABLAT) →
Holding Register (TBLPTR);
(TBLPTR) +1 → TBLPTR;
if TBLWT*-,
(TABLAT) →
Holding Register (TBLPTR);
(TBLPTR) -1 → TBLPTR;
if TBLWT*+*,
(TBLPTR) +1 → TBLPTR;
(TABLAT) →
Holding Register (TBLPTR)

Status Affected: None

Encoding:	0000	0000	0000	11nn nn=0 * =1 ** =2 *- =3 +*
-----------	------	------	------	---

Description: This instruction is used to program the contents of Program Memory (P.M.) using the EECON1 register write control bit (WR) to start the programming operation with a long write.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MByte address range. The LSB of the TBLPTR selects which byte of the program memory location to access.

TBLPTR[0] = 0: Least Significant
Byte of Program
Memory Word

TBLPTR[0] = 1: Most Significant
Byte of Program
Memory Word

The TBLWT instruction can modify the value of TBLPTR as follows:

- no change
- post-increment
- post-decrement
- pre-increment

Words: 1

Cycles: 2

TBLWT Table Write (Continued)

Q Cycle Activity:

	Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)	No operation

Example 1: TBLWT ** ;

Before Instruction

TABLAT = 0x55
TBLPTR = 0x00A356
HOLDING REGISTER(0x00A356) = 0xFF

After Instructions (table write completion)

TABLAT = 0x55
TBLPTR = 0x00A357
HOLDING REGISTER(0x00A356) = 0x55

Example 2: TBLWT *+ ;

Before Instruction

TABLAT = 0x34
TBLPTR = 0x01389A
HOLDING REGISTER(0x01389A) = 0xFF
HOLDING REGISTER(0x01389B) = 0xFF

After Instruction (table write completion)

TABLAT = 0x34
TBLPTR = 0x01389B
HOLDING REGISTER(0x01389A) = 0xFF
HOLDING REGISTER(0x01389B) = 0x34

TSTFSZ Test f, skip if 0

Syntax: [label] TSTFSZ f[,a]
Operands: $0 \leq f \leq 255$
 $a \in [0,1]$
Operation: skip if $f = 0$
Status Affected: None
Encoding:

0110	011a	ffff	ffff
------	------	------	------

Description: If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1
Cycles: 1(2)
Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation

If skip:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation
No operation	No operation	No operation	No operation

Example:

```
HERE' TSTFSZ CNT
NZERO :
ZERO  :
```

Before Instruction
PC = Address (HERE)

After Instruction
If CNT = 0x00,
PC = Address (ZERO)
If CNT \neq 0x00,
PC = Address (NZERO)

XORLW Exclusive OR literal with WREG

Syntax: [label] XORLW k
Operands: $0 \leq k \leq 255$
Operation: (WREG) .XOR. k \rightarrow WREG
Status Affected: N, Z
Encoding:

0000	1010	kkkk	kkkk
------	------	------	------

Description: The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.
Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to WREG

Example: XORLW 0xAF

Before Instruction
WREG = 0xB5
N = ?
Z = ?

After Instruction
WREG = 0x1A
N = 0
Z = 0

PIC18FXX8

XORWF Exclusive OR WREG with f

Syntax: [label] XORWF f [,d [,a]]

Operands: $0 \leq f \leq 255$
 $d \in [0,1]$
 $a \in [0,1]$

Operation: (WREG) .XOR. (f) → dest

Status Affected: N,Z

Encoding:

0001	10da	ffff	ffff
------	------	------	------

Description: Exclusive OR the contents of WREG with register 'f'. If 'd' is 0, the result is stored in WREG. If 'd' is 1, the result is stored back in the register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, the Bank will be selected as per the BSR value.

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination

Example: XORWF REG

Before Instruction

REG = 0xAF
WREG = 0xB5
N = ?
Z = ?

After Instruction

REG = 0x1A
WREG = 0xB5
N = 0
Z = 0

26.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB[®] IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/
MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC[™] In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
 - PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ[®] Demonstration Board

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®]-based application that contains:

- An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- A full-featured editor
- A project manager
- Customizable toolbar and key mapping
- A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

26.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

26.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

26.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for pre-compiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

26.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multi-project software development tool.

26.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft® Windows environment were chosen to best make these features available to you, the end user.

26.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

26.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in real-time.

26.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

26.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

26.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE in-circuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

26.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I²C™ bus and separate headers for connection to an LCD module and a keypad.

26.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

26.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

26.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 26-1: DEVELOPMENT TOOLS FROM MICROCHIP

Development Tool	PIC12CXX	PIC1400	PIC16C5X	PIC16C6X	PIC16CXX	PIC16F62X	PIC16C7X	PIC16C7XX	PIC16C8X	PIC16F8XX	PIC16C9XX	PIC17C4X	PIC17C7XX	PIC18CXX2	PIC18FXX	24CXX/ 25CXX/ 93CXX	HCSXX	MCRFXX	MCP2510
MPLAB® Integrated Development Environment	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MPLAB® C17 C Compiler												✓	✓	✓	✓	✓	✓	✓	✓
MPLAB® C18 C Compiler																			
MPASM™ Assembler/ MPLINK™ Object Linker	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MPLAB® ICE In-Circuit Emulator	✓	✓	✓	✓	✓	✓**	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
ICEPIC™ In-Circuit Emulator	✓		✓	✓	✓		✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
MPLAB® ICD In-Circuit Debugger			✓*				✓*			✓					✓				
PICSTART® Plus Entry Level Development Programmer	✓	✓	✓	✓	✓	✓**	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
PRO MATE® II Universal Device Programmer	✓	✓	✓	✓	✓	✓**	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
PICDEM™ 1 Demonstration Board		✓	✓	✓	✓		✓†								✓				
PICDEM™ 2 Demonstration Board				✓†											✓				
PICDEM™ 3 Demonstration Board										✓									
PICDEM™ 14A Demonstration Board		✓																	
PICDEM™ 17 Demonstration Board												✓							
KEELOG® Evaluation Kit																	✓		
KEELOG® Transponder Kit																	✓		
microID™ Programmer's Kit																		✓	
125 kHz microID™ Developer's Kit																			✓
125 kHz Anticollision microID™ Developer's Kit																			✓
13.56 MHz Anticollision microID™ Developer's Kit																			✓
MCP2510 CAN Developer's Kit																			✓

* Contact the Microchip Technology Inc. web site at www.microchip.com for information on how to use the MPLAB® ICD In-Circuit Debugger (DV164001) with PIC16C62, 63, 64, 65, 72, 73, 74, 76, 77.

** Contact Microchip Technology Inc. for availability date.

† Development tool is available on select devices.

PIC18FXX8

NOTES:

27.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings ^(†)

Ambient temperature under bias.....	-55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to VSS (except VDD, $\overline{\text{MCLR}}$, and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	-0.3V to +7.5V
Voltage on $\overline{\text{MCLR}}$ with respect to VSS (Note 2).....	0V to +13.25V
Voltage on RA4 with respect to Vss.....	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of VSS pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, I _{IK} (V _I < 0 or V _I > VDD)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > VDD)	±20 mA
Maximum output current sunk by any I/O pin.....	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports (combined)	200 mA
Maximum current sourced by all ports (combined)	200 mA

Note 1: Power dissipation is calculated as follows:

$$P_{dis} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$$

- 2:** Voltage spikes below VSS at the $\overline{\text{MCLR}}$ /VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a “low” level to the $\overline{\text{MCLR}}$ /VPP pin, rather than pulling this pin directly to VSS.

Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18FXX8

FIGURE 27-1: PIC18FXX8 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)





FIGURE 27-2: PIC18LFXX8 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



27.1 DC Characteristics

PIC18LFXX8 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial					
PIC18FXX8 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic/ Device	Min	Typ ⁽⁵⁾	Max	Units	Conditions
D001	VDD	Supply Voltage					
		PIC18LFXX8	2.0	—	5.5	V	HS, XT, RC and LP osc mode
D001		PIC18FXX8	4.2	—	5.5	V	
D002	VDR	RAM Data Retention Voltage⁽¹⁾	1.5	—	—	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	—	0.7	V	See section on Power-on Reset for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset Voltage					
		PIC18LFXX8					
		BORV1:BORV0 = 11	2.5	—	2.66	V	
		BORV1:BORV0 = 10	2.7	—	2.86	V	
		BORV1:BORV0 = 01	4.2	—	4.46	V	
D005		PIC18FXX8					
		BORV1:BORV0 = 1x	N.A.	—	N.A.	V	Not in operating voltage range of device
		BORV1:BORV0 = 01	4.2	—	4.46	V	
		BORV1:BORV0 = 00	4.5	—	4.78	V	

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{EXT}$ (mA) with REXT in kOhm.

5: Typical is taken at 25°C.

PIC18FXX8

27.1 DC Characteristics (Continued)

PIC18LFXX8 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial					
PIC18FXX8 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic/ Device	Min	Typ ⁽⁵⁾	Max	Units	Conditions
	I _{DD}	Supply Current^(2,3,4)					
D010		PIC18LFXX8	—	—	2	mA	XT, RC, RCIO osc configurations F _{OSC} = 4 MHz, V _{DD} = 2.0V
D010		PIC18FXX8	—	—	5	mA	XT, RC, RCIO osc configurations F _{OSC} = 4 MHz, V _{DD} = 4.2V
D010A		PIC18LFXX8	—	—	55	μA	LP osc configuration F _{OSC} = 32 kHz, V _{DD} = 2.0V
D010A		PIC18FXX8	—	300	TBD	μA	LP osc configuration F _{OSC} = 32 kHz, V _{DD} = 4.2V
D010C		PIC18LFXX8	—	—	45	mA	EC, ECIO osc configurations, F _{OSC} = 40 MHz, V _{DD} = 5.5V
D010C		PIC18FXX8	—	—	45	mA	EC, ECIO osc configurations, F _{OSC} = 40 MHz, V _{DD} = 5.5V
D013		PIC18LFXX8	—	—	4	mA	HS osc configurations F _{OSC} = 6 MHz, V _{DD} = 2.5V
			—	—	50	mA	F _{OSC} = 25 MHz, V _{DD} = 5.5V
			—	—	50	mA	HS + PLL osc configuration F _{OSC} = 10 MHz, V _{DD} = 5.5V
D013		PIC18FXX8	—	—	50	mA	HS osc configurations F _{OSC} = 25 MHz, V _{DD} = 5.5V
			—	—	50	mA	HS + PLL osc configuration F _{OSC} = 10 MHz, V _{DD} = 5.5V
D014		PIC18LFXX8	—	40	TBD	μA	Timer1 osc configuration F _{OSC} = 32 kHz, V _{DD} = 2.5V
D014		PIC18FXX8	—	70	TBD	μA	OSCB osc configuration F _{OSC} = 32 kHz, V _{DD} = 4.2V

Legend: Rows are shaded for improved readability.

- Note 1:** This is the limit to which V_{DD} can be lowered in SLEEP mode or during a device RESET, without losing RAM data.
- 2:** The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
The test conditions for all I_{DD} measurements in active operation mode are:
OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to V_{DD}
MCLR = V_{DD}; WDT enabled/disabled as specified.
- 3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} and V_{SS}, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4:** For RC osc configuration, current through R_{EXT} is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{EXT}$ (mA) with R_{EXT} in kΩ.
- 5:** Typical is taken at 25°C.

27.1 DC Characteristics (Continued)

PIC18LFXX8 (Industrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial					
PIC18FXX8 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic/ Device	Min	Typ ⁽⁵⁾	Max	Units	Conditions
D020	IPD	Power-down Current⁽³⁾					
		PIC18LFXX8	—	TBD	3	μA	$V_{DD} = 2.5\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
D020		PIC18FXX8	—	—	6	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	—	6	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
D021B		PIC18FXX8	—	TBD	TBD	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	—	TBD	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
D022	ΔI_{WDT}	Module Differential Current					
		Watchdog Timer PIC18LFXX8	—	1	TBD	μA	$V_{DD} = 2.5\text{V}$
D022		Watchdog Timer PIC18FXX8	—	15	TBD	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	15	TBD	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
D022A	ΔI_{BOR}	Brown-out Reset PIC18LFXX8	—	40	TBD	μA	$V_{DD} = 5.5\text{V}$
D022A		Brown-out Reset PIC18FXX8	—	40	TBD	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	40	TBD	μA	$V_{DD} = 5.5\text{V}, -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
D022B	ΔI_{LVD}	Low Voltage Detect PIC18LFXX8	—	30	TBD	μA	$V_{DD} = 2.5\text{V}$
D022B		Low Voltage Detect PIC18FXX8	—	40	TBD	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	40	TBD	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$
D025	ΔI_{OSCB}	Timer1 Oscillator PIC18LFXX8	—	8	TBD	μA	$V_{DD} = 2.5\text{V}$
D025		Timer1 Oscillator PIC18FXX8	—	9	TBD	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$
			—	9	TBD	μA	$V_{DD} = 4.2\text{V}, -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

Legend: Rows are shaded for improved readability.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula $I_r = V_{DD}/2R_{EXT}$ (mA) with REXT in kOhm.

5: Typical is taken at 25°C.

PIC18FXX8

27.2 DC Characteristics: PIC18FXX8 (Industrial, Extended) PIC18LFX8 (Industrial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended			
Param No.	Symbol	Characteristic/ Device	Min	Max	Units	Conditions
D030 D030A D031 D032 D032A D033	V _{IL}	Input Low Voltage I/O ports: with TTL buffer with Schmitt Trigger buffer RC3 and RC4 MCLR OSC1 (in XT, HS and LP modes) and T1OSI OSC1 (in RC mode) ⁽¹⁾	V _{SS} — V _{SS} V _{SS} V _{SS} V _{SS}	0.15V _{DD} 0.8 0.2V _{DD} 0.3V _{DD} 0.2V _{DD} 0.3V _{DD} 0.2V _{DD}	V V V V V V V	V _{DD} < 4.5V 4.5V ≤ V _{DD} ≤ 5.5V
D040 D040A D041 D042 D042A D043	V _{IH}	Input High Voltage I/O ports: with TTL buffer with Schmitt Trigger buffer RC3 and RC4 MCLR OSC1 (in XT, HS and LP modes) and T1OSI OSC1 (RC mode) ⁽¹⁾	0.25V _{DD} + 0.8V 2.0 0.8V _{DD} 0.7V _{DD} 0.8V _{DD} 0.7V _{DD} 0.9V _{DD}	V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD} V _{DD}	V V V V V V V	V _{DD} < 4.5V 4.5V ≤ V _{DD} ≤ 5.5V
D050	V _{HYS}	Hysteresis of Schmitt Trigger Inputs	TBD	TBD	V	
D060 D061 D063	I _{IL}	Input Leakage Current^(2,3) I/O ports MCLR OSC1	— — —	±1 ±5 ±5	μA μA μA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at hi-impedance V _{SS} ≤ V _{PIN} ≤ V _{DD} V _{SS} ≤ V _{PIN} ≤ V _{DD}
D070	I _{PU} I _{PURB}	Weak Pull-up Current PORTB weak pull-up current	50	400	μA	V _{DD} = 5V, V _{PIN} = V _{SS}

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

27.2 DC Characteristics: PIC18FXX8 (Industrial, Extended) PIC18LFXX8 (Industrial) (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended			
Param No.	Symbol	Characteristic/ Device	Min	Max	Units	Conditions
D080	VOL	Output Low Voltage I/O ports	—	0.6	V	$I_{OL} = 8.5 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+85^{\circ}\text{C}$
D080A			—	0.6	V	$I_{OL} = 7.0 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+125^{\circ}\text{C}$
D083		OSC2/CLKO (RC mode)	—	0.6	V	$I_{OL} = 1.6 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+85^{\circ}\text{C}$
D083A			—	0.6	V	$I_{OL} = 1.2 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+125^{\circ}\text{C}$
D090	VOH	Output High Voltage ⁽³⁾ I/O ports	$V_{DD} - 0.7$	—	V	$I_{OH} = -3.0 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+85^{\circ}\text{C}$
D090A			$V_{DD} - 0.7$	—	V	$I_{OH} = -2.5 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+125^{\circ}\text{C}$
D092		OSC2/CLKO (RC mode)	$V_{DD} - 0.7$	—	V	$I_{OH} = -1.3 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+85^{\circ}\text{C}$
D092A			$V_{DD} - 0.7$	—	V	$I_{OH} = -1.0 \text{ mA}$, $V_{DD} = 4.2\text{V}$, -40°C to $+125^{\circ}\text{C}$
D150	VOD	Open Drain High Voltage	—	7.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins				
D101	C _{IO}	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications
D102	C _B	SCL, SDA	—	400	pF	In I ² C mode

Note 1: In RC oscillator configuration, the OSC1/CLK1 pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

PIC18FXX8

FIGURE 27-3: LOW VOLTAGE DETECT CHARACTERISTICS




TABLE 27-1: LOW VOLTAGE DETECT CHARACTERISTICS

		Standard Operating Conditions (unless otherwise stated)					
		Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
D420	Vlvd	LVD Voltage	LVDL<3:0> = 0000	—	—	V	(Note 1)
		LVDL<3:0> = 0001	2.0	2.12	V		
		LVDL<3:0> = 0010	2.2	2.33	V		
		LVDL<3:0> = 0011	2.4	2.54	V		
		LVDL<3:0> = 0100	2.5	2.66	V		
		LVDL<3:0> = 0101	2.7	2.86	V		
		LVDL<3:0> = 0110	2.8	2.98	V		
		LVDL<3:0> = 0111	3.0	3.2	V		
		LVDL<3:0> = 1000	3.3	3.52	V		
		LVDL<3:0> = 1001	3.5	3.72	V		
		LVDL<3:0> = 1010	3.6	3.84	V		
		LVDL<3:0> = 1011	3.8	4.04	V		
		LVDL<3:0> = 1100	4.0	4.26	V		
LVDL<3:0> = 1101	4.2	4.46	V				
LVDL<3:0> = 1110	4.5	4.78	V				

Note 1: This is not a valid setting since the minimum supply voltage is 2.0V.

TABLE 27-2: DC CHARACTERISTICS: EEPROM AND ENHANCED FLASH

DC Characteristics			Standard Operating Conditions				
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
Data EEPROM Memory							
D120	ED	Cell Endurance	100K	1M	—	E/W	-40°C to 85°C
D120A	ED	Cell Endurance	10K	100K	—	E/W	85°C to 125°C
D121	VDRW	VDD for read/write	VMIN	—	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage
D122	TDEW	Erase/Write cycle time	—	2	—	ms	
Program Flash Memory							
D130	EP	Cell Endurance ⁽¹⁾	10K	100K	—	E/W	-40°C to 85°C
D130A	EP	Cell Endurance ⁽¹⁾	1000	10K	—	E/W	85°C to 125°C
D131	VPR	VDD for read	VMIN	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for ICSP erase	4.5	—	5.5	V	Using ICSP port
D132a	VIW	VDD for ICSP write	3.0	—	5.5	V	Using ICSP port
D132b	VPEW	VDD for EECON erase/write	VMIN	—	5.5	V	Using EECON to erase/write VMIN = Minimum operating voltage
D133	TIE	ICSP Erase cycle time	—	2	—	ms	
D133a	TPE	EECON Erase cycle time	—	1	—	ms	
D133b	TPIW	ICSP or EECON write cycle time	—	1	—	ms	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: See Section 5.5.1 for additional information.

TABLE 27-3: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Section 27.1, -40°C < TA < +125°C.

Param No.	Characteristics	Sym	Min	Typ	Max	Units	Comments
D300	Input Offset Voltage	VI _{OFF}		± 5.0	± 10	mV	
D301	Input Common Mode Voltage	VI _{CM}	0		VDD - 1.5	V	
D302	CMRR	CMRR	+55*			db	
D300	Response Time ⁽¹⁾	T _{RESP}		TBD*	TBD*	ns	PIC18FXX8
D301	Comparator Mode Change to Output Valid	T _{MC2OV}			10*	µs	PIC18LFXX8

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from VSS to VDD.

TABLE 27-4: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: VDD range as described in Section 27.1, -40°C < TA < +125°C.

Param No.	Characteristics	Sym	Min	Typ	Max	Units	Comments
D310	Resolution	VRES	VDD/24		VDD/32	LSB	
D311	Absolute Accuracy	VRAA			TBD	LSB	
D312	Unit Resistor Value (R)	VRUR		2K*		Ω	
D310	Settling Time ⁽¹⁾	TSET			10*	µs	

* These parameters are characterized but not tested.

Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.

PIC18FXX8

27.3 AC (Timing) Characteristics

27.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

- | | | |
|-------------|-----------|--|
| 1. TppS2ppS | 3. TCC:ST | (I ² C specifications only) |
| 2. TppS | 4. Ts | (I ² C specifications only) |

T		T	
F	Frequency	T	Time

Lowercase letters (pp) and their meanings:

pp		osc	OSC1
cc	CCP1	rd	\overline{RD}
ck	CLKO	rw	\overline{RD} or \overline{WR}
cs	\overline{CS}	sc	SCK
di	SDI	ss	\overline{SS}
do	SDO	t0	T0CKI
dt	Data in	t1	T1CKI
io	I/O port	wr	\overline{WR}
mc	\overline{MCLR}		

Uppercase letters and their meanings:

S		P	Period
F	Fall	R	Rise
H	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance
L	Low		
I ² C only		High	High
AA	output access	Low	Low
BUF	Bus free		

TCC:ST (I²C specifications only)

CC		SU	Setup
HD	Hold		
ST		STO	STOP condition
DAT	DATA input hold		
STA	START condition		


27.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications, unless otherwise noted. Figure 27-4 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

AC CHARACTERISTICS	Standard Operating Conditions (unless otherwise stated)
	Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended Operating voltage V_{DD} range as described in DC spec Section 27.1. LC parts operate for industrial temperatures only.

FIGURE 27-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



PIC18FXX8

27.3.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 27-5: EXTERNAL CLOCK TIMING




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	4	MHz	XT osc
			DC	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			DC	200	kHz	LP osc
			DC	40	MHz	EC
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc
			5	200	kHz	LP osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	—	ns	XT and RC osc
			40	—	ns	HS osc
			100	—	ns	HS + PLL osc
			5	—	μs	LP osc
			5	—	ns	EC
		Oscillator Period ⁽¹⁾	250	—	ns	RC osc
			250	10,000	ns	XT osc
			100	10,000	ns	HS osc
			40	100	ns	HS + PLL osc
			5	—	μs	LP osc
2	Tcy	Instruction Cycle Time ⁽¹⁾	100	—	ns	Tcy = 4/Fosc
3	TosL, TosH	External Clock in (OSC1) High or Low Time	30	—	ns	XT osc
			2.5	—	ns	LP osc
			10	—	μs	HS osc
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	20	ns	XT osc
			—	50	ns	LP osc
			—	7.5	ns	HS osc

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

TABLE 27-7: PLL CLOCK TIMING SPECIFICATION (V_{DD} = 4.2V - 5.5V)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
7	T _{PLL}	PLL Start-up Time (Lock Time)	—	2	ms	
	ΔCLK	CLKOUT Stability (Jitter) using PLL	TBD	TBD	%	

FIGURE 27-6: CLKOUT AND I/O TIMING




TABLE 27-8: CLKOUT AND I/O TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓	—	75	200	ns	(1)
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	75	200	ns	(1)
12	TckR	CLKOUT rise time	—	35	100	ns	(1)
13	TckF	CLKOUT fall time	—	35	100	ns	(1)
14	TckL2ioV	CLKOUT ↓ to Port out valid	—	—	0.5T _{CY} + 20	ns	(1)
15	TioV2ckH	Port in valid before CLKOUT ↑	0.25T _{CY} + 25	—	—	ns	(1)
16	TckH2ioI	Port in hold after CLKOUT ↑	0	—	—	ns	(1)
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid	—	50	150	ns	
18	TosH2ioI	OSC1↑ (Q2 cycle) to Port	PIC18FXX8 100	—	—	ns	
18A		input invalid (I/O in hold time)	PIC18LFXX8 200	—	—	ns	
19	TioV2osH	Port input valid to OSC1↑ (I/O in setup time)	0	—	—	ns	
20	TioR	Port output rise time	PIC18FXX8 —	10	25	ns	
20A			PIC18LFXX8 —	—	60	ns	
21	TioF	Port output fall time	PIC18FXX8 —	10	25	ns	
21A			PIC18LFXX8 —	—	60	ns	
22††	T _{INP}	INT pin high or low time	T _{CY}	—	—	ns	
23††	T _{RBP}	RB7:RB4 change INT high or low time	T _{CY}	—	—	ns	
24††	T _{RCP}	RC7:RC4 change INT high or low time	20	—	—	ns	

†† These parameters are asynchronous events, not related to any internal clock edges.

Note 1: Measurements are taken in RC mode where CLKOUT pin output is 4 x T_{osc}.

PIC18FXX8

FIGURE 27-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 27-8: BROWN-OUT RESET TIMING





TABLE 27-9: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions
30	TmCL	MCLR Pulse Width (low)	2	—	—	μs	
31	TWDT	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	
32	TOST	Oscillation Start-up Timer Period	1024Tosc	—	1024Tosc	—	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	28	72	132	ms	
34	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200	—	—	μs	VDD ≤ BVDD (see D005)
36	Tivrst	Time for Internal Reference Voltage to become stable	—	20	50	μs	

FIGURE 27-9: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



PIC18FXX8

TABLE 27-10: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	ns		
			With Prescaler	10	—	ns		
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	ns		
			With Prescaler	10	—	ns		
42	Tt0P	T0CKI Period	No Prescaler	$T_{CY} + 10$	—	ns	N = prescale value (1, 2, 4, ..., 256)	
			With Prescaler	Greater of: $20 \text{ ns or } \frac{T_{CY} + 40}{N}$	—	ns		
45	Tt1H	T1CKI High Time	Synchronous, no prescaler	$0.5T_{CY} + 20$	—	ns		
			Synchronous, with prescaler	PIC18FXX8	10	—		ns
				PIC18LFXX8	25	—		ns
			Asynchronous	PIC18FXX8	30	—		ns
PIC18LFXX8	50	—		ns				
46	Tt1L	T1CKI Low Time	Synchronous, no prescaler	$0.5T_{CY} + 5$	—	ns		
			Synchronous, with prescaler	PIC18FXX8	10	—		ns
				PIC18LFXX8	25	—		ns
			Asynchronous	PIC18FXX8	30	—		ns
PIC18LFXX8	TBD	TBD		ns				
47	Tt1P	T1CKI Input Period	Synchronous	Greater of: $20 \text{ ns or } \frac{T_{CY} + 40}{N}$	—	ns	N = prescale value (1, 2, 4, 8)	
			Asynchronous	60	—	ns		
	Ft1	T1CKI oscillator input frequency range		DC	50	kHz		
48	Tcke2tmrl	Delay from external T1CKI clock edge to timer increment		$2T_{OSC}$	$7T_{OSC}$	—		

FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND ECCP1)




TABLE 27-11: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND ECCP1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
50	TccL	CCPx input low time	No Prescaler	$0.5T_{CY} + 20$	—	ns		
			With Prescaler	PIC18FXX8	10	—		ns
				PIC18LFXX8	20	—		ns
51	TccH	CCPx input high time	No Prescaler	$0.5T_{CY} + 20$	—	ns		
			With Prescaler	PIC18FXX8	10	—		ns
				PIC18LFXX8	20	—		ns
52	TccP	CCPx input period		$\frac{3T_{CY} + 40}{N}$	—	ns	N = prescale value (1,4 or 16)	
53	TccR	CCPx output fall time	PIC18FXX8	—	25	ns		
			PIC18LFXX8	—	45	ns		
54	TccF	CCPx output fall time	PIC18FXX8	—	25	ns		
			PIC18LFXX8	—	45	ns		

PIC18FXX8

FIGURE 27-11: PARALLEL SLAVE PORT TIMING (PIC18F248 AND PIC18F458)




TABLE 27-12: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F248 AND PIC18F458)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
62	TdtV2wrH	Data-in valid before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ (setup time)	20 25	— —	ns ns	Extended Temp. range
63	TwrH2dtl	$\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ to data-in invalid (hold time)	20	—	ns	
			PIC18LFXX8 35	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid	—	80	ns	Extended Temp. range
			—	90	ns	
65	TrdH2dtl	$\overline{RD}\uparrow$ or $\overline{CS}\downarrow$ to data-out invalid	10	30	ns	
66	TibfINH	Inhibit the IBF flag bit being cleared from $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$	—	3TCY	ns	

FIGURE 27-12: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)




TABLE 27-13: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	T _{CY}	—	ns	
71	TscH	SCK input high time	Continuous	1.25T _{CY} + 30	—	ns
71A		(Slave mode)	Single Byte	40	—	ns (Note 1)
72	TscL	SCK input low time	Continuous	1.25T _{CY} + 30	—	ns
72A		(Slave mode)	Single Byte	40	—	ns (Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	ns	
73A	TB2B	Last clock edge of Byte1 to the 1st clock edge of Byte2	1.5T _{CY} + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18FXX8 —	25 45	ns	
76	TdoF	SDO data output fall time	—	25	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXX8 —	25 45	ns	
79	TscF	SCK output fall time (Master mode)	—	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	PIC18FXX8 —	50 100	ns	

Note 1: Requires the use of parameter # 73A.

2: Only if parameter #'s 71A and 72A are used.

PIC18FXX8

FIGURE 27-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)




TABLE 27-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
71	TscH	SCK input high time (Slave mode)	Continuous	$1.25T_{CY} + 30$	—	ns
71A			Single Byte	40	—	ns (Note 1)
72	TscL	SCK input low time (Slave mode)	Continuous	$1.25T_{CY} + 30$	—	ns
72A			Single Byte	40	—	ns (Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	ns	
73A	Tb2B	Last clock edge of Byte1 to the 1st clock edge of Byte2	$1.5T_{CY} + 40$	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18FXX8 —	25	ns	
76	TdoF	SDO data output fall time	—	25	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXX8	25	ns	
79	TscF		PIC18FXX8	45	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	PIC18FXX8	50	ns	
81	TdoV2scH, TdoV2scL		PIC18FXX8	100	ns	
		SDO data output setup to SCK edge	Tcy	—	ns	

Note 1: Requires the use of parameter # 73A.
Note 2: Only if parameter #'s 71A and 72A are used.

FIGURE 27-14: EXAMPLE SPI SLAVE MODE TIMING (CKE = 0)




TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS, SLAVE MODE TIMING (CKE = 0)

Parm. No.	Symbol	Characteristic	Min	Max	Units	Conditions
70	TssL2sch, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	—	ns	
71	Tsch	SCK input high time (Slave mode)	Continuous	1.25Tcy + 30	—	ns
71A			Single Byte	40	—	ns
72	TscL	SCK input low time (Slave mode)	Continuous	1.25Tcy + 30	—	ns
72A			Single Byte	40	—	ns
73	TdiV2sch, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	ns	
73A	Tb2B	Last clock edge of Byte1 to the 1st clock edge of Byte2	1.5Tcy + 40	—	ns	(Note 2)
74	Tsch2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18FXX8	—	25	ns
76			PIC18LFXX8	—	45	ns
76	TdoF	SDO data output fall time	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	50	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXX8	—	25	ns
79			PIC18LFXX8	—	45	ns
79	TscF	SCK output fall time (Master mode)	—	25	ns	
80	Tsch2doV, TscL2doV	SDO data output valid after SCK edge	PIC18FXX8	—	50	ns
83			PIC18LFXX8	—	100	ns
83	Tsch2ssh, TscL2ssh	SS↑ after SCK edge	1.5Tcy + 40	—	ns	

Note 1: Requires the use of parameter # 73A.

Note 2: Only if parameter #'s 71A and 72A are used.

PIC18FXX8

FIGURE 27-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)




TABLE 27-16: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Parm. No.	Symbol	Characteristic	Min	Max	Units	Conditions
70	Tssl2scH, Tssl2scL	SS↓ to SCK↓ or SCK↑ input	Tcy	—	ns	
71	Tsch	SCK input high time (Slave mode)	Continuous	1.25Tcy + 30	—	ns
71A			Single Byte	40	—	ns
72	TscL	SCK input low time (Slave mode)	Continuous	1.25Tcy + 30	—	ns
72A			Single Byte	40	—	ns
73A	Tb2B	Last clock edge of Byte1 to the 1st clock edge of Byte2	1.5Tcy + 40	—	ns	(Note 2)
74	Tsch2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	ns	
75	TdoR	SDO data output rise time	PIC18FXX8	—	25	ns
76			PIC18LFXX8	—	45	ns
76	TdoF	SDO data output fall time	—	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	50	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXX8	—	25	ns
79			PIC18LFXX8	—	45	ns
79	TscF	SCK output fall time (Master mode)	—	25	ns	
80	Tsch2doV, TscL2doV	SDO data output valid after SCK edge	PIC18FXX8	—	50	ns
81			PIC18LFXX8	—	100	ns
82	Tssl2doV	SDO data output valid after SS↓ edge	PIC18FXX8	—	50	ns
83			PIC18LFXX8	—	100	ns
83	Tsch2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40	—	ns	

Note 1: Requires the use of parameter # 73A.

2: Only if parameter #'s 71A and 72A are used.

FIGURE 27-16: I²C BUS START/STOP BITS TIMING





TABLE 1: I²C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Parm. No.	Symbol	Characteristic	Min	Max	Units	Conditions	
90	Tsu:sta	START condition Setup time	100 kHz mode	4700	—	ns	Only relevant for Repeated START condition
		400 kHz mode	600	—			
91	Thd:sta	START condition Hold time	100 kHz mode	4000	—	ns	After this period, the first clock pulse is generated
		400 kHz mode	600	—			
92	Tsu:sto	STOP condition Setup time	100 kHz mode	4700	—	ns	
		400 kHz mode	600	—			
93	Thd:sto	STOP condition Hold time	100 kHz mode	4000	—	ns	
		400 kHz mode	600	—			

FIGURE 27-17: I²C BUS DATA TIMING



PIC18FXX8

TABLE 27-17: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions	
100	THIGH	Clock high time	100 kHz mode	4.0	—	μs	PIC18FXX8 must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6	—	μs		PIC18FXX8 must operate at a minimum of 10 MHz
			SSP Module	1.5TCY	—			
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs	PIC18FXX8 must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3	—	μs		PIC18FXX8 must operate at a minimum of 10 MHz
			SSP module	1.5TCY	—	ns		
102	TR	SDA and SCL rise time	100 kHz mode	—	1000	ns	Cb is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1Cb	300	ns		
103	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	Cb is specified to be from 10 to 400 pF	
			400 kHz mode	20 + 0.1Cb	300	ns		
90	TSU:STA	START condition setup time	100 kHz mode	4.7	—	μs	Only relevant for Repeated START condition	
			400 kHz mode	0.6	—	μs		
91	THD:STA	START condition hold time	100 kHz mode	4.0	—	μs	After this period the first clock pulse is generated	
			400 kHz mode	0.6	—	μs		
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns		
			400 kHz mode	0	0.9	μs		
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	(Note 2)	
			400 kHz mode	100	—	ns		
92	TSU:STO	STOP condition setup time	100 kHz mode	4.7	—	μs		
			400 kHz mode	0.6	—	μs		
109	TAA	Output valid from clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode	—	—	ns		
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free before a new transmission can start	
			400 kHz mode	1.3	—	μs		
D102	CB	Bus capacitive loading		—	400	pF		

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast mode I²C bus device can be used in a standard mode I²C bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

Before the SCL line is released, TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard mode I²C bus specification).

FIGURE 27-18: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS





TABLE 27-18: MASTER SSP I²C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	Tsu:sta	START condition Setup time	100 kHz mode	$2(T_{osc})(BRG + 1)$	—	ns	Only relevant for Repeated START condition
			400 kHz mode	$2(T_{osc})(BRG + 1)$	—		
			1 MHz mode ⁽¹⁾	$2(T_{osc})(BRG + 1)$	—		
91	Thd:sta	START condition Hold time	100 kHz mode	$2(T_{osc})(BRG + 1)$	—	ns	After this period, the first clock pulse is generated
			400 kHz mode	$2(T_{osc})(BRG + 1)$	—		
			1 MHz mode ⁽¹⁾	$2(T_{osc})(BRG + 1)$	—		
92	Tsu:sto	STOP condition Setup time	100 kHz mode	$2(T_{osc})(BRG + 1)$	—	ns	
			400 kHz mode	$2(T_{osc})(BRG + 1)$	—		
			1 MHz mode ⁽¹⁾	$2(T_{osc})(BRG + 1)$	—		
93	Thd:sto	STOP condition Hold time	100 kHz mode	$2(T_{osc})(BRG + 1)$	—	ns	
			400 kHz mode	$2(T_{osc})(BRG + 1)$	—		
			1 MHz mode ⁽¹⁾	$2(T_{osc})(BRG + 1)$	—		

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

FIGURE 27-19: MASTER SSP I²C BUS DATA TIMING



PIC18FXX8

TABLE 27-19: MASTER SSP I²C BUS DATA REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
100	THIGH	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms
102	TR	SDA and SCL rise time	100 kHz mode	—	1000	ns
			400 kHz mode	20 + 0.1Cb	300	ns
			1 MHz mode ⁽¹⁾	—	300	ns
103	TF	SDA and SCL fall time	100 kHz mode	—	300	ns
			400 kHz mode	20 + 0.1Cb	300	ns
			1 MHz mode ⁽¹⁾	—	100	ns
90	TSU:STA	START condition setup time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms
91	THD:STA	START condition hold time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns
			400 kHz mode	0	0.9	ms
			1 MHz mode ⁽¹⁾	TBD	—	ns
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns
			400 kHz mode	100	—	ns
			1 MHz mode ⁽¹⁾	TBD	—	ns
92	TSU:STO	STOP condition setup time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms
109	TAA	Output valid from clock	100 kHz mode	—	3500	ns
			400 kHz mode	—	1000	ns
			1 MHz mode ⁽¹⁾	—	—	ns
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms
			400 kHz mode	1.3	—	ms
			1 MHz mode ⁽¹⁾	TBD	—	ms
D102	CB	Bus capacitive loading	—	400	pF	

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

2: A fast mode I²C bus device can be used in a standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Before the SCL line is released, parameter #102+ parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode).

FIGURE 27-20: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 27-20: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (Master & Slave) Clock high to data-out valid	PIC18FXX8	—	40	ns
			PIC18LFXX8	—	100	ns
121	Tckrf	Clock out rise time and fall time (Master mode)	PIC18FXX8	—	20	ns
			PIC18LFXX8	—	50	ns
122	Tdtrf	Data-out rise time and fall time	PIC18FXX8	—	20	ns
			PIC18LFXX8	—	50	ns

FIGURE 27-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-21: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TdtV2ckl	SYNC RCV (Master & Slave)				
		Data-hold before CK ↓ (DT hold time)	10	—	ns	
126	TckL2dtl	Data-hold after CK ↓ (DT hold time)	15	—	ns	

PIC18FXX8

**TABLE 27-22: A/D CONVERTER CHARACTERISTICS: PIC18FXX8 (INDUSTRIAL, EXTENDED)
PIC18LFXX8 (INDUSTRIAL)**

Param No.	Symbol	Characteristic	Min	Typ	Max	Units	Conditions	
A01	NR	Resolution	— —	— —	10 TBD	bit bit	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V	
A03	EIL	Integral linearity error	— —	— —	<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V	
A04	EDL	Differential linearity error	— —	— —	<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V	
A05	EFS	Full scale error	— —	— —	<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V	
A06	EOFF	Offset error	— —	— —	<±1 TBD	LSb LSb	VREF = VDD ≥ 3.0V VREF = VDD < 3.0V	
A10	—	Monotonicity	guaranteed (Note 3)			—	Vss ≤ Vain ≤ VREF	
A20	VREF	Reference voltage	0V	—	—	V	For 10-bit resolution	
A20A		(VREFH - VREFL)	3V	—	—	V		
A21	VREFH	Reference voltage High	Vss	—	VDD + 0.3V	V		
A22	VREFL	Reference voltage Low	Vss - 0.3V	—	Vdd	V		
A25	VAIN	Analog input voltage	Vss - 0.3V	—	VREF + 0.3V	V		
A30	ZAIN	Recommended impedance of analog voltage source	—	—	10.0	kΩ		
A40	IAD	A/D conversion current (VDD)	PIC18FXX8	—	180	—	μA	Average current consumption when A/D is on (Note 1).
			PIC18LFXX8	—	90	—	μA	
A50	IREF	VREF input current (Note 2)	10	—	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD.	
			—	—	10	μA	During A/D conversion cycle.	

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or VDD and VSS pins, whichever is selected as reference input.

2: Vss ≤ VAIN ≤ Vref

3: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.

FIGURE 27-22: A/D CONVERSION TIMING




TABLE 27-23: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
130	TAD	A/D clock period	PIC18FXX8	1.6	20 ⁽⁵⁾	μs	TOSC based, $V_{REF} \geq 3.0\text{V}$
			PIC18LFXX8	3.0	20 ⁽⁵⁾	μs	TOSC based, V_{REF} full range
			PIC18FXX8	2.0	6.0	μs	A/D RC mode
			PIC18LFXX8	3.0	9.0	μs	A/D RC mode
131	T _{CV}	Conversion time (not including acquisition time) (Note 1)	11	12	T _{ad}		
132	T _{ACQ}	Acquisition time (Note 3)	15	—	μs	$-40^{\circ}\text{C} \leq \text{Temp} \leq 125^{\circ}\text{C}$	
			10	—	μs	$0^{\circ}\text{C} \leq \text{Temp} \leq 125^{\circ}\text{C}$	
135	T _{SWC}	Switching Time from convert → sample	—	(Note 4)			
136	T _{AMP}	Amplifier settling time (Note 2)	1	—	μs	This may be used if the “new” input voltage has not changed by more than 1 LSb (i.e. 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).	

Note 1: ADRES register may be read on the following T_{cy} cycle.

Note 2: See the Section 20.0 for minimum conditions, when input voltage has changed more than 1 LSb.

Note 3: The time for the holding capacitor to acquire the “New” input voltage, when the voltage changes full scale after the conversion (AV_{DD} to AV_{SS} , or AV_{SS} to AV_{DD}). The source impedance (R_s) on the input channels is 50Ω .

Note 4: On the next Q4 cycle of the device clock.

Note 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

PIC18FXX8

NOTES:

28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.


PIC18FXX8

NOTES:

29.0 PACKAGING INFORMATION

29.1 Package Marking Information


28-Lead PDIP (Skinny DIP)



Example




40-Lead PDIP




Example



28-Lead SOIC



Example



Legend: XX...X Customer specific information*
 Y Year code (last digit of calendar year)
 YY Year code (last 2 digits of calendar year)
 WW Week code (week of January 1 is week '01')
 NNN Alphanumeric traceability code


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


PIC18FXX8

29.1 Package Marking Information (Cont'd)


44-Lead PLCC



Example



44-Lead TQFP




Example



29.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



Dimension Limits	Units	INCHES*			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	P		.100			2.54	
Top to Seating Plane	A	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	c	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	B	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed


.010" (0.254mm) per side.

JEDEC Equivalent: MO-095

Drawing No. C04-070

PIC18FXX8

40-Lead Plastic Dual In-line (P) – 600 mil (PDIP)



Dimension Limits	Units	INCHES*			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		40			40	
Pitch	p		.100			2.54	
Top to Seating Plane	A	.160	.175	.190	4.06	4.45	4.83
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43
Lead Thickness	c	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78
Lower Lead Width	B	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing	§ eB	.620	.650	.680	15.75	16.51	17.27
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter
 § Significant Characteristic

Notes:





Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-011

Drawing No. C04-016

PIC18FXX8

28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)



Dimension	Limits	INCHES*			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	p		.050			1.27	
Overall Height	A	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	φ	0	4	8	0	4	8
Lead Thickness	c	.009	.011	.013	0.23	0.28	0.33
Lead Width	B	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


* Controlling Parameter
 § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
 JEDEC Equivalent: MS-013
 Drawing No. C04-052

PIC18FXX8

44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



Dimension	Units	INCHES*			MILLIMETERS		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	p		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	A	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	c	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	B	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter

§ Significant Characteristic

Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



Dimension Limits	Units	INCHES			MILLIMETERS*		
		MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	p		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	A	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	E	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	c	.004	.006	.008	0.09	0.15	0.20
Lead Width	B	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter
 § Significant Characteristic

Notes:
 Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.
 JEDEC Equivalent: MS-026
 Drawing No. C04-076

PIC18FXX8

NOTES:

APPENDIX A: DATA SHEET REVISION HISTORY

Revision A (June 2001)

Original data sheet for the PIC18FXX8 family.

APPENDIX B: DEVICE DIFFERENCES

The differences between the PIC18F248 and PIC18F258 are shown in Table B-1. The differences between the PIC18F448 and PIC18F458 are shown in Table B-2.

**TABLE B-1: DEVICE DIFFERENCES
BETWEEN PIC18F248 AND
PIC18F258**

Feature	PIC18F248	PIC18F258
Program Memory (Bytes)	16K	32K
Data Memory (Bytes)	768	1.5K

**TABLE B-2: DEVICE DIFFERENCES
BETWEEN PIC18F448 AND
PIC18F458**

Feature	PIC18F448	PIC18F458
Program Memory (Bytes)	16K	32K
Data Memory (Bytes)	768	1.5K

PIC18FXX8

APPENDIX C: DEVICE MIGRATIONS

This section is intended to describe the functional and electrical specification differences when migrating between functionally similar devices (such as from a PIC16C74A to a PIC16C74B).

Not Applicable

APPENDIX D: MIGRATING FROM OTHER PICmicro DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC18FXX8 family of devices.

D.1 PIC16CXXX to PIC18FXX8

See application note AN716.

D.2 PIC17CXXX to PIC18FXX8

See application note AN726.

APPENDIX E: DEVELOPMENT TOOL VERSION REQUIREMENTS

This lists the minimum requirements (software/firmware) of the specified development tool to support the devices listed in this data sheet.

MPLAB® SIMULATOR: V7.40 (MPLAB IDE V5.40)

MPLAB® ICE 2000:

MPLAB IDE	TBD
PIC18FXX8 Processor Module:	
Part Number	PCM 18XD0
PIC18FXX8 Device Adapter:	
Socket	Part Number
28-pin PDIP	DVA16XP282
28-pin SOIC	DVA16XP282 with XLT 28SO Transition Socket
40-pin PDIP	DVA16XP401
44-pin TQFP	DVA16PQ441 with XLT 44PT Transition Socket
44-pin PLCC	DVA16XL441

MPLAB® ICD 2: TBD

PRO MATE® II: TBD
Device Programmer

PICSTART® Plus: version TBD
Development Programmer

MPASM™ Assembler: V2.80
(MPLAB IDE V5.40)

MPLAB® C18 C Compiler: version TBD

CAN-TOOL: Not available at time of printing.

Third Party Tools: OSEK/VDX operating system available from Vector Infomatik GmbH, Germany and Realogy Ltd, UK.

Note: Please read all associated README.TXT files that are supplied with the development tools. These "read me" files will discuss product support and any known limitations.

PIC18FXX8

NOTES:

INDEX

A

A/D	233
A/D Converter Flag (ADIF Bit)	235
A/D Converter Interrupt, Configuring	236
Acquisition Requirements	236
Acquisition Time	237
ADCON0 Register	233
ADCON1 Register	233, 234
ADRESH Register	233
ADRESH/ADRESL Registers	235
ADRESL Register	233
Analog Port Pins, Configuring	238
Associated Registers Summary	239
Calculating the Minimum Required	
Acquisition Time	237
Configuring the Module	236
Conversion Clock (TAD)	238
Conversion Status (GO/DONE Bit)	235
Conversion TAD Cycles	239
Conversions	239
Converter Characteristics	348
Equations	237
Minimum Charging Time	237
Selecting the Conversion Clock	238
Special Event Trigger (CCP)	124
Special Event Trigger (ECCP)	132, 239
TAD vs. Device Operating Frequencies	238
TAD vs. Device Operating Frequencies	
(For Extended, LC Devices)	238
Timing Diagram	349
Use of the ECCP Trigger	239
Absolute Maximum Ratings	321
AC (Timing) Characteristics	330
ACKSTAT	162
ACKSTAT Status Flag	162
ADCON0 Register	233
GO/DONE Bit	235
ADCON1 Register	233, 234
ADDLW	279
Addressable Universal Synchronous Asynchronous	
Receiver Transmitter (USART)	173
Addressable Universal Synchronous Asynchronous	
Receiver Transmitter. <i>See</i> USART	
ADDWF	279
ADDWFC	280
ADRESH Register	233
ADRESH/ADRESL Registers	235
ADRESL Register	233
Analog-to-Digital Converter. <i>See</i> A/D	
ANDLW	280
ANDWF	281
Assembler	
MPASM Assembler	315
Associated Registers	180, 182, 183, 185, 187

B

Baud Rate Generator	159
BC	281
BCF	282
BF	162
BF Status Flag	162
Bit Timing Configuration Registers	
BRGCON1	227

BRGCON2	227
BRGCON3	227
Block Diagrams	
RA3:RA0 and RA5 Port Pins	91
RA6/OSC2/CLKOUT Pin	92
A/D	235
Analog Input Model	236, 246
Baud Rate Generator	159
CAN Buffers and Protocol Engine	190
Capture Mode	131
Capture Mode (CCP Module)	123
Comparator I/O Operating Modes	242
Comparator Output	244
Compare (CCP Module) Mode Operation	124
Compare Mode	132
MSSP (I ² C Mode)	153
MSSP (I ² C)	157
MSSP (SPI Mode)	147
On-Chip Reset Circuit	25
PIC18F248/258	9
PIC18F458/448	10
PLL	20
PORTC	98
PORTD	100
PORTD and PORTE (Parallel Slave Port)	105
PORTE	102
PWM	133
PWM (CCP Module)	126
RA4/T0CK1 Pin	92
RB1:RB0 Port Pins	94
RB2:CANTX Port Pins	95
RB3:CANRX Port Pins	96
RB7:RB4 Port Pins	94
Receive Buffer	220
Timer0 Module in 16-bit Mode	110
Timer0 Module in 8-bit Mode	110
Timer1 Module	113
Timer1 Module, 16-bit Read/Write Mode	113
Timer2	116
Timer3	118
Timer3 Configured in 16-bit Read/Write Mode	118
USART Receive	181
USART Transmit	179
Voltage Reference	248
Watchdog Timer	265
BN	282
BNC	283
BNN	283
BNOV	284
BNZ	284
BOR. <i>See</i> Brown-out Reset	
BOV	287
BRA	285
BRG	159
Brown-out Reset (BOR)	26, 255
Timing Diagram	334
BSF	285
BTFSC	286
BTFSS	286
BTG	287
Bus Collision During a Repeated START Condition	170
Bus Collision During a START Condition	168
Bus Collision During a STOP Condition	171
BZ	288

PIC18FXX8

C

Calculation for Fosc = 16 MHz	225
Calculation for Fosc = 20 MHz	225
Calculation for Fosc = 25 MHz	225
CALL	288
CAN Module	189
Aborting Transmission	217
Acknowledge Error	228
Baud Rate Registers	208
Baud Rate Setting	224
Bit Error	228
Bit Time Partitioning	224
Bit Timing Configuration Registers	227
Configuration Mode	216
Control and Status Registers	191
Control Registers	191
Controller Register Map	215
CRC Error	228
Disable Mode	216
Error Detection	227
Error Modes and Error Counters	228
Error Modes State Diagram	229
Error States	228
Filter/Mask Truth Table	222
Form Error	228
Hard Synchronization	226
I/O Control Register	211
ICODE:DECODE	230
Information Processing Time	225
Initiating Transmission	217
Interrupt Acknowledge	231
Interrupt Registers	212
Interrupts	230
Code Bits	230
Lengthening a Bit Period	226
Listen Only Mode	216
Loopback Mode	217
Message Acceptance Filters	205
Message Acceptance Filters and Masks	222
Message Acceptance Mask and Filter Operation	223
Message Reception	219
Message Reception Flow Chart	221
Message Transmission	217
Modes of Operation	216
Normal Mode	216
Oscillator Tolerance	227
Overview	189
Phase Buffer Segments	225
Programming Time Segments	227
Propagation Segment	225
Receive Buffer Registers	200
Receive Buffers	219
Receive Message Buffering	219
Receive Priority	219
Resynchronization	226
Sample Point	225
Shortening a Bit Period	227
Stuff Bit Error	228
Synchronization	225
Synchronization Rules	226
Synchronization Segment	225
Time Quanta	225
Transmit Buffer Registers	196
Transmit Buffers	217
Transmit Message Flow Chart	218
Transmit Priority	217
Transmit/Receive Buffers	189
CAN Module Interrupts	
Bus Activity Wake-up	230
Bus-Off	231
Error	230
Message Error	230
Receive	230
Receiver Bus-Passive	231
Receiver Overflow	230
Receiver Warning	230
Transmit	230
Transmitter Bus-Passive	231
Transmitter Warning	231
Capture (CCP Module)	122
CAN Message Received	123
CCP Pin Configuration	122
CCPR1H:CCPR1L Registers	122
Software Interrupt	123
Timer1/Timer3 Mode Selection	122
Capture (ECCP Module)	130
CCP Pin Configuration	130
ECCPR1H:ECCPR1L Registers	130
Software Interrupt	131
Timer1/Timer3 Mode Selection	130
Capture/Compare/PWM (CCP)	121
Capture Mode. <i>See</i> Capture	
CCP1	122
CCPR1H Register	122
CCPR1L Register	122
Compare Mode. <i>See</i> Compare	
PWM Mode. <i>See</i> PWM	
Capture/Compare/PWM (CCP1 and ECCP1) Timing Diagram	337
Capture/Compare/PWM (CCP1) Interaction of Two CCP1 and ECCP1 Modules	122
Timer Resources	122
Capture/Compare/PWM (ECCP) Capture Mode. <i>See</i> Capture	
Compare Mode. <i>See</i> Compare	
PWM Mode. <i>See</i> PWM	
Capture/Compare/PWM (ECCP1) Interaction of CCP1 and ECCP1 Modules	130
Clocking Scheme	42
CLRF	289
CLRWDT	289
Code Examples	
Changing Between Capture Prescalers	123, 131
Data EEPROM Read	63
Data EEPROM Write	63
Erasing a FLASH Program Memory Row	70
Fast Register Stack	41
How to Clear RAM (Bank 1) Using Indirect Addressing	57
Loading the SSPBUF Register	148
Reading a FLASH Program Memory Word	69
Saving STATUS, WREG and BSR Registers in RAM	90
WIN and ICODE Bits Usage in Interrupt Service Routine to Access TX/RX Buffers	193
Writing to FLASH Program Memory	72–73
Code Protection	255, 268
COMF	290

Comparator Module	241	Device Overview	
Analog Input Connection Considerations	245	Device Features	7
Associated Registers	246	Direct Addressing	58
Configuration	242	Disable Mode	216
Effects of a RESET	245	E	
External Reference Signal	243	Electrical Characteristics	321
Internal Reference Signal	243	Enhanced Capture/Compare/PWM (ECCP)	129
Interrupts	245	ECCP1	
Operation	243	ECCPR1H Register	129
Operation During SLEEP	245	ECCPR1L Register	129
Outputs	243	Enhanced Capture/Compare/PWM (ECCP1)	
Reference	243	Timer Resources	130
Response Time	243	Equations	
Comparator Specifications	329	16 x 16 Signed Multiplication Algorithm	76
Comparator Voltage Reference Module	247	16 x 16 Unigned Multiplication Algorithm	75
Accuracy/Error	249	Errata	5
Associated Registers	249	Error Recognition Mode	216
Configuring	247	Example SPI Slave Mode (CKE = 0)	
Connection Considerations	249	Timing Diagram	341
Effects of a RESET	249	Example SPI Slave Mode (CKE = 1)	
Operation During SLEEP	249	Timing Diagram	342
Output Buffer Example	249	F	
Compare (CCP Module)	124	Firmware Instructions	273
Associated Registers with Capture, Compare,		FLASH Program Memory	65
Timer1 and Timer3	125	Associated Registers	73
CCPR1H:CCPR1L Registers	124	Block Diagrams	
Software Interrupt	124	Table Writes to FLASH Program Memory	71
Special Event Trigger	114, 119, 124, 239	Control Registers	66
Timer1/Timer3 Mode Selection	124	EECON1 Register	67
Compare (CCP1 Module)		Erase Sequence	70
CCP1 Pin Configuration	124	Erasing	70
Compare (ECCP Module)	131	Example	70
Associated Registers with Enhanced Capture,		Operation During Code Protect	73
Compare and Timer1	132	Reading	69
ECCP Pin Configuration	131	Example	69
ECCPR1H:ECCPR1L Registers	131	TABLAT Register	68
Software Interrupt	131	Table Pointer	68
Special Event Trigger	132	Boundaries Based on Operation	68
Timer1/Timer3 Mode Selection	131	Table Pointer Boundaries	68
Compatible 10-Bit Analog-to-Digital Converter		Table Reads and Table Writes	65
(A/D) Module	233	Block Diagrams	
Configuration Mode	216	Reads from FLASH Program Memory	69
CPFSEQ	290	Table Read Operation	65
CPFSGT	291	Table Write Operation	66
CPFSLT	291	Writing to	71
D		Protection Against Spurious Writes	73
Data EEPROM Memory		Unexpected Termination	73
Registers Associated with Data		Write Verify	73
EEPROM Memory	64	G	
Data Memory	45	General Call Address Support	156
General Purpose Registers	45	GOTO	294
Special Function Registers	45	I	
Data Memory Map		I/O Ports	91
PIC18F248/448	47	I ² C (MSSP Module)	
PIC18F258/458	46	ACK Pulse	153, 154
DAW	292	Addressing	154
DC Characteristics	323, 324, 325, 326, 327	Read/Write Bit Information (R/W Bit)	154
EEPROM and Enhanced FLASH	329	Reception	154
DCFSNZ	293	Serial Clock (RC3/SCK/SCL)	154
DECF	292	Slave Mode	153
DECFSZ	293	Transmission	154
Development Support	315		
Development Tool Version Requirements	363		
Device Differences	361		
Device Migrations	362		

PIC18FXX8

I ² C (SSP Module)			
Timing Diagram, Data	343		
Timing Diagram, START/STOP Bits	343		
I ² C Master Mode Reception	162		
I ² C Master Mode Repeated START Condition Timing	161		
I ² C Module			
Acknowledge Sequence Timing	165		
Baud Rate Generator	159		
BRG Block Diagram	159		
BRG Reset Due to SDA Arbitration During START Condition	169		
BRG Timing	159		
Bus Collision			
Acknowledge	167		
Repeated START Condition	170		
Repeated START Condition Timing (Case1)	170		
Repeated START Condition Timing (Case2)	170		
START Condition	168		
START Condition Timing	168, 169		
STOP Condition	171		
STOP Condition Timing (Case 1)	171		
STOP Condition Timing (Case 2)	171		
Bus Collision Timing	167		
Clock Arbitration	166		
Clock Arbitration Timing (Master Transmit)	166		
Effect of a RESET	166		
General Call Address Support	156		
Master Mode	157		
Master Mode 7-bit Reception Timing	164		
Master Mode Operation	158		
Master Mode START Condition Timing	160		
Master Mode Support	157		
Master Mode Transmission	162		
Master Mode Transmit Sequence	158		
Multi-Master Mode	167		
Repeat START Condition Timing Waveform	161		
SLEEP Operation	166		
STOP Condition Receive or Transmit Timing	165		
STOP Condition Timing	165		
Waveforms for 7-bit Reception	155		
Waveforms for 7-bit Transmission	155		
ICEPIC In-Circuit Emulator	316		
ID Locations	255, 271		
INCF	294		
INCFSZ	295		
In-Circuit Debugger	271		
In-Circuit Serial Programming (ICSP)	255, 271		
Indirect Addressing	58		
FSR Register	57		
INDF Register	57		
INFSNZ	295		
Instruction Cycle	42		
Instruction Flow/Pipelining	42		
Instruction Format	275		
Instruction Set	273, 279		
ADDLW	279		
ADDWF	279		
ADDWFC	280		
ANDLW	280		
ANDWF	281		
BC	281		
BCF	282		
BN	282		
BNC	283		
BNN	283		
BNOV	284		
BNZ	284		
BOV	287		
BRA	285		
BSF	285		
BTFSC	286		
BTFSS	286		
BTG	287		
BZ	288		
CALL	288		
CLRf	289		
CLRWDt	289		
COMf	290		
CPFSEQ	290		
CPFSGT	291		
CPFSLT	291		
DAW	292		
DCFSNZ	293		
DECf	292		
DECFSZ	293		
GOTO	294		
INCF	294		
INCFSZ	295		
INFSNZ	295		
IORLW	296		
IORWF	296		
LFSR	297		
MOVF	297		
MOVFF	298		
MOVLB	298		
MOVLW	299		
MOVWF	299		
MULLW	300		
MULWF	300		
NEGF	301		
NOP	301		
POP	302		
PUSH	302		
RCALL	303		
RESET	303		
RETFIE	304		
RETLW	304		
RETURN	305		
RLCF	305		
RLNCF	306		
RRCF	306		
RRNCF	307		
SETF	307		
SLEEP	308		
SUBFWB	308		
SUBLW	309		
SUBWF	309		
SUBWFB	310		
SWAPF	310		
TBLRD	311		
TBLWT	312		
TSTFSZ	313		
XORLW	313		
XORWF	314		
Summary Table	276		
INT Interrupt (RB0/INT). See Interrupt Sources			
INTCON Register			
RBIF Bit	94		

Inter-Integrated Circuit. <i>See</i> I ² C	
Interrupt Sources	255
A/D Conversion Complete	236
Capture Complete (CCP)	123
Capture Complete (ECCP)	131
Compare Complete (CCP)	124
Compare Complete (ECCP)	131
Interrupt-on-Change (RB7:RB4)	94
RB0/INT Pin, External	90
TMR0 Overflow	111
TMR1 Overflow	112, 114
TMR2 to PR2 Match	116
TMR2 to PR2 Match (PWM)	115, 126, 133
TMR3 Overflow	117, 119
Interrupts	77
Control Registers	79
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)	123
ECCP1 Enable (ECCP1IE Bit)	131
Interrupts, Flag Bits	
A/D Converter Flag (ADIF Bit)	235
CCP1 Flag (CCP1IF Bit)	122, 123, 124, 131
ECCP1 Flag (ECCP1IF Bit)	130, 131
Interrupt-on-Change (RB7:RB4) Flag (RBIF Bit)	94
IORLW	296
IORWF	296
K	
KEELOQ Evaluation and Programming Tools	318
L	
LFSR	297
Listen Only Mode	216
Load Conditions for Device Timing Specifications	331
Loopback Mode	216
Low Voltage Detect	251
Block Diagram	251
Control Register	252
Current Consumption	254
External Analog Voltage Input	254
Operation	253
Reference Voltage Set Point	254
Typical Application	251
Waveforms	253
Low Voltage Detect Characteristics	328
Diagram	328
M	
Master Mode	157
Master Mode Support	157
Master Synchronous Serial Port. <i>See</i> MSSP	
Memory Organization	
Data Memory	45
Internal Program Memory Operation	37
Program Memory	37
Migrating from other PICmicro Devices	362
MOVF	297
MOVFF	298
MOVLB	298
MOVLW	299
MOVWF	299
MPLAB C17 and MPLAB C18 C Compilers	315
MPLAB ICD In-Circuit Debugger	317
MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE	316
MPLAB Integrated Development	
Environment Software	315
MPLINK Object Linker/MPLIB Object Librarian	316
MSSP	143
Block Diagram (SPI Mode)	147
I ² C Mode. <i>See</i> I ² C	
SPI Mode	147
SPI Mode. <i>See</i> SPI	
MSSP Module	
Control Registers	143
I ² C Operation	153
SPI Master Mode	149
SPI Slave Mode	150
MULLW	300
Multi-Master Communication, Bus Collision and Bus Arbitration	167
Multi-Master Mode	167
Multiply Examples	
16 x 16 Signed Routine	76
16 x 16 Unsigned Routine	76
8 x 8 Signed Routine	75
8 x 8 Unsigned Routine	75
MULWF	300
N	
NEGF	301
NOP	301
Normal Operation Mode	216
O	
Opcode Field Descriptions	274
OPTION_REG Register	
PSA Bit	111
T0CS Bit	111
TOPS2:TOPS0 Bits	111
TOSE Bit	111
Oscillator Configuration	
EC	17
ECIO	17
HS	17
HS4	17
LP	17
RC	17, 19
RCIO	17
XT	17
Oscillator Configurations	17
Oscillator Selection	255
Oscillator, Timer1	112, 114, 119
Oscillator, WDT	264
P	
Package Marking Information	353
Packaging Information	353
Parallel Slave Port	
Associated Registers	108
PORTD	105
Parallel Slave Port (PSP)	100, 105
RE0/RD	105
RE1/WR	105
RE2/CS	105
Read Waveforms	107
Select (PSPMODE Bit)	100, 105
Timing Diagram	338
Write Waveforms	107
PIC18FXX8 Voltage-Frequency Graph (Industrial)	322
PIC18LFX8 Voltage-Frequency Graph (Industrial)	322

PIC18FXX8

PICDEM 1 Low Cost PICmicro Demonstration		
Board	317	
PICDEM 17 Demonstration Board	318	
PICDEM 2 Low Cost PIC16CXX Demonstration		
Board	317	
PICDEM 3 Low Cost PIC16CXXX Demonstration		
Board	318	
PICSTART Plus Entry Level Development		
Programmer	317	
Pin Functions		
DBGMCLR/VPP	16	
ICDCLR	16	
ICDDATA	16	
MCLR/VPP	11	
OSC1/CLKI	11	
OSC2/CLKOUT	11	
RA0/AN0/CVREF	12	
RA1/AN1	12	
RA2/AN2/Vref-	12	
RA3/AN3/VREF+	12	
RA4/T0CKI	12	
RA5/AN4/SS/LVDIN	12	
RA6/OSC2/CLKOUT	12	
RB0/INT0	13	
RB1/INT1	13	
RB2/CANTX	13	
RB3/CANRX	13	
RB4	13	
RB5/PGM	13	
RB6/PGC	13	
RB7/PGD	13	
RC0/T1OSO/T1CKI	14	
RC1/T1OSI	14	
RC2/CCP1	14	
RC3/SCK/SCL	14	
RC4/SDI/SDA	14	
RC5/SDO	14	
RC6/TX/CK	14	
RC7/RX/DT	14	
RD0/PSP0/C1IN+	15	
RD1/PSP1/C1IN-	15	
RD2/PSP2/C2IN+	15	
RD3/PSP3/C2IN-	15	
RD4/PSP4/ECCP1/P1A	15	
RD5/PSP5/P1B	15	
RD6/PSP6/P1C	15	
RD7/PSP7/P1D	15	
RE0/RD/AN5	16	
RE1/WR/C1OUT/AN6	16	
RE2/CS/C2OUT/AN7	16	
Pinout I/O Descriptions	11	
Pointer, FSRn	57	
POP	302	
POR. See Power-on Reset		
PORTA		
Associated Register Summary	93	
Functions	93	
Initialization	91	
LATA Register	91	
PORTA Register	91	
TRISA Register	91	
PORTB		
Associated Register Summary	97	
Functions	96	
Initialization	94	
LATB Register	94	
PORTB Register	94	
RB0/INT Pin, External	90	
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	94	
TRISB Register	94	
PORTC		
Associated Register Summary	99	
Functions	99	
Initialization	98	
LATC Register	98	
PORTC Register	98	
RC3/SCK/SCL Pin	154	
RC7/RX/DT pin	175	
TRISC Register	98, 173	
PORTD		
Associated Register Summary	101	
Functions	101	
Initialization	100	
LATD Register	100	
Parallel Slave Port (PSP) Function	100	
PORTD Register	100	
TRISD Register	100	
PORTE		
Associated Register Summary	103	
Functions	103	
Initialization	102	
LATE Register	102	
PORTE Register	102	
PSP Mode Select (PSPMODE Bit)	100, 105	
RE0/RD	105	
RE1/WR	105	
RE2/CS	105	
TRISE Register	102	
Postscaler, WDT		
Assignment (PSA Bit)	111	
Rate Select (TOPS2:TOPS0 Bits)	111	
Switching Between Timer0 and WDT	111	
Power-down Mode. See SLEEP		
Power-on Reset (POR)	26, 255	
Oscillator Start-up Timer (OST)	26, 255	
PLL Lock Time-out	26	
Power-up Timer (PWRT)	26, 255	
Time-out Sequence	26	
Time-out Sequence on Power-up	28, 29	
Timing Diagram	334	
Power-up Delays		
OSC1 and OSC2 Pin States in SLEEP	24	
Prescaler, Capture	123	
Prescaler, ECCP1	131	
Prescaler, Timer0	111	
Assignment (PSA Bit)	111	
Rate Select (TOPS2:TOPS0 Bits)	111	
Switching Between Timer0 and WDT	111	
Prescaler, Timer2	126, 133	
PRO MATE II Universal Device Programmer	317	
Product Identification System	377	
Program Counter		
PCL Register	41	
PCLATH Register	41	
PCLATU Register	41	

Program Memory	37	ADCON1 Register	234
Map and Stack for PIC18F248/448	38	BRGCON1 Register	208
Map and Stack for PIC18F258/458	38	BRGCON2 Register	209
PUSH and POP Instructions	41	BRGCON3 Register	210
Return Address Stack	39	CANCON Register	191
Return Stack Pointer (STKPTR)	39	CANSTAT Register	192
Stack Full/Underflow Resets	41	CCP1CON Register	121
Top-of-Stack Access	39	CIOCON Register	211
Program Verification	268	CMCON Register	241
Program Verification and Code Protection		COMSTAT Register	195
Associated Registers Summary	268	CONFIG1H (Configuration 1 High)	256
Programming, Device Instructions	273	CONFIG2H (Configuration 2 High)	258
PSPCON Register		CONFIG2L (Configuration 2 Low)	257
PSPMODE Bit	100, 105	CONFIG4L (Configuration 4 Low)	259
PUSH	302	CONFIG5H (Configuration 5 High)	260
PWM (CCP Module)	126	CONFIG5L (Configuration 5 Low)	259
Associated Registers with PWM and Timer2	127	CONFIG6H (Configuration 6 High)	261
CCPR1H:CCPR1L Registers	126	CONFIG6L (Configuration 6 Low)	260
Duty Cycle	126	CONFIG7H (Configuration 7 High)	262
Example Frequencies/Resolutions	127	CONFIG7L (Configuration 7 Low)	261
Output Diagram	126	CVRCON Register	247
Period	126	Device ID Register 1	263
Setup for PWM Operation	127	Device ID Register 2	263
TMR2 to PR2 Match	115, 126	ECCP1CON Register	129
PWM (ECCP Module)	133	ECCP1DEL PWM Delay Register	138
Associated Registers with CCP1 and ECCP1	142	ECCPAS Control Register	135
CCPR1H:CCPR1L Registers	133	EECON1 (Data EEPROM Control 1)	67
Direction Change in Full-Bridge Output Mode	139	EECON1 Register	62
Duty Cycle	133	INTCON Register	79
Enhanced CCP Auto-Shutdown	135	INTCON2 Register	80
Full-Bridge Application Example	138	INTCON3 Register	81
Full-Bridge PWM Output Diagram	137	IPR Registers	88, 89
Half-Bridge Output Diagram	134	IPR3 Register	214
Half-Bridge Output Mode Applications Example	136	LVDCON Register	252
Output Configurations	134	OSCCON	21
Output Diagram	134	PIE Registers	86, 87
Output Polarity Configuration	134	PIE3 Register	213
Period	133	PIR Registers	83, 84, 85
Programmable Deadband Delay	138	PIR3 Register	212
PWM Direction Change at Near 100%		PSPCON Register	106
Duty Cycle Diagram	140	RCON	27
PWM Direction Change Diagram	139	RCON Register	60, 82
Setup for PWM Operation	141	RCSTA Register	174
Single Output Application Diagram	134	RXB0CON Register	200
Start-up Considerations	141	RXB1CON Register	201
System Implementation	141	RXBnDLC Register	203
TMR2 to PR2 Match	133	RXBnDm Register	203
		RXBnEIDH Register	202
Q		RXBnEIDL Register	202
Q Clock	126, 133	RXBnSIDH Register	201
		RXBnSIDL Register	202
R		RXERRCNT Register	204
RAM. <i>See</i> Data Memory		RXFnEIDH Register	206
RCALL	303	RXFnEIDL Register	206
RCON Register	60	RXFnSIDH Register	205
Status Bits, Their Significance and the		RXFnSIDL Register	205
Initialization Condition	27	RXMnEIDH Register	207
RCSTA Register		RXMnEIDL Register	207
SPEN bit	173	RXMnSIDH Register	206
Receiver Warning	230	RXMnSIDL Register	207
Register File	45	SSPCON1 Register	145
Register File Summary	50	SSPCON2 Register	146
Registers		SSPSTAT Register	144
ADCON0 (A/D Control 0)	233	Stack Pointer Register	40
ADCON0 Register	233	STATUS Register	59
ADCON1 (A/D Control 1)	234		

PIC18FXX8

T0CON Register	109
T1CON Register	112
T2CON Register	115
T3CON Register	117
TxBnCON Register	196
TxBnDLC Register	199
TxBnDm Register	198
TxBnEIDH Register	197
TxBnEIDL Register	198
TxBnSIDH Register	197
TxBnSIDL Register	197
TXERRCNT Register	199
TXSTA Register	173
WDTCON Register	264
Reset	255, 303
Reset	25
MCLR Reset During Normal Operation	25
MCLR Reset During SLEEP	25
Power-on Reset (POR)	25
Programmable Brown-out Reset (PBOR)	25
Reset Instruction	25
Stack Full Reset	25
Stack Underflow Reset	25
Timing Diagram	334
Watchdog Timer (WDT) Reset	25
RETFIE	304
RETLW	304
RETURN	305
Revision History	361
RLCF	305
RLNCF	306
RRCF	306
RRNCF	307
S	
Sales and Support	377
SCI. <i>See</i> USART	
SCK	147
SDI	147
SDO	147
Serial Clock, SCK	147
Serial Communication Interface. <i>See</i> USART	
Serial Data In, SDI	147
Serial Data Out, SDO	147
Serial Peripheral Interface. <i>See</i> SPI	
SETF	307
Slave Mode General Call Address Sequence	156
Slave Select Synchronization	150
Slave Select, SS	147
SLEEP	255, 266, 308
Software Simulator (MPLAB SIM)	316
Special Event Trigger. <i>See</i> Compare	
Special Features of the CPU	255
Configuration Bits	255
Configuration Bits and Device IDs	255
Special Function Register Map	48
Special Function Registers	45
EEADR	61
EECON1	61
EECON2	61

SPI	
Master Mode	149
Serial Clock	147
Serial Data In	147
Serial Data Out	147
Slave Select	147
SPI clock	149
SPI Mode	147
SPI Bus Modes	152
SPI Mode	
Associated Registers with SPI Operation	152
Bus Mode Compatibility	152
Effects of a RESET	152
Enabling SPI I/O	148
Operation	147
SLEEP Operation	152
SPI Module	
Slave Mode	150
Slave Select Synchronization	150
Slave Synch Timing	150
Slave Timing with CKE = 0	151
Slave Timing with CKE = 1	151
SS	147
SSP	
SSPBUF	149
SSPSR	149
TMR2 Output for Clock Shift	115, 116
SSPOV	162
SSPOV Status Flag	162
SSPSTAT Register	
R/W Bit	154
SUBFWB	308
SUBLW	309
SUBWF	309
SUBWFB	310
SWAPF	310
T	
TABLAT Register	68
Table Pointer Operations (table)	68
TBLPTR Register	68
TBLRD	311
TBLWT	312
Temperature and Voltage Specifications - AC	331
Timer0	
Clock Source Edge Select (T0SE Bit)	111
Clock Source Select (T0CS Bit)	111
Overflow Interrupt	111
Prescaler. <i>See</i> Prescaler, Timer0	
Timer0 Module	109
16-bit Mode Timer Reads and Writes	111
Operation	111
Prescaler	111
Timer1	
Associated Registers with Timer1 as a Timer/Counter	114
Oscillator	112, 114
Overflow Interrupt	112, 114
Special Event Trigger (CCP)	114, 124
Special Event Trigger (ECCP)	132
TMR1H Register	112
TMR1L Register	112
TMR3L Register	117
Timer1 Module	112
Operation	113

Timer2	185
Associated Registers with Timer2 as a Timer/Counter	116
Postscaler. <i>See</i> Postscaler, Timer2	
PR2 Register	115, 126, 133
Prescaler. <i>See</i> Prescaler, Timer2	
SSP Clock Shift	115, 116
TMR2 Register	115
TMR2 to PR2 Match Interrupt	115, 116, 126, 133
Timer2 Module	115
Operation	115
Timer3	
Associated Registers with Timer3 as a Timer/Counter	119
Oscillator	119
Overflow Interrupt	117, 119
Special Event Trigger (CCP)	119
TMR3H Register	117
Timer3 Module	117
Timing Conditions	331
Timing Diagrams	
Acknowledge Sequence Timing	165
Baud Rate Generator with Clock Arbitration	159
BRG Reset Due to SDA Arbitration	169
Bus Collision	
START Condition Timing	168
Bus Collision During a Repeated START Condition (Case 1)	170
Bus Collision During a Repeated START Condition (Case2)	170
Bus Collision During a START Condition (SCL = 0)	169
Bus Collision During a STOP Condition	171
Bus Collision for Transmit and Acknowledge	167
I ² C Master Mode First Start Bit Timing	160
I ² C Master Mode Reception Timing	164
I ² C Master Mode Transmission Timing	163
I ² C Module	
Bus Collision	
Transmit Timing	167
Master Mode Transmit Clock Arbitration	166
Master SSP I ² C Bus Data	345
Master SSP I ² C Bus START/STOP Bits	
Waveforms	345
Repeat START Condition	161
Slave Synchronization	150
Slow Rise Time	29
SPI Mode Timing (Master Mode) SPI Mode	
Master Mode Timing Diagram	149
SPI Mode Timing (Slave Mode with CKE = 0)	151
SPI Mode Timing (Slave Mode with CKE = 1)	151
STOP Condition Receive or Transmit	165
Time-out Sequence on POR w/ PLL Enabled	29
Time-out Sequence on Power-up	28
Case 1	28
Case 2	28
Transition Between Timer1 and OSC1 (HS with PLL)	23
Transition Between Timer1 and OSC1 (HS, XT, LP)	22
Transition Between Timer1 and OSC1 (RC, EC)	23
Transition from OSC1 to Timer1 Oscillator	22
USART Asynchronous Reception	182
USART Asynchronous Transmission	180
USART Synchronous Reception	185
USART Synchronous Transmission	184
Wake-up from SLEEP via Interrupt	267
Timing Diagrams and Specifications	332
A/D Conversion	349
A/D Conversion Requirements	349
Brown-out Reset (BOR)	334
Capture/Compare/PWM (CCP1 and ECCP1)	337
Capture/Compare/PWM Requirements (CCP1 and ECCP1)	337
CLKOUT and I/O	333
CLKOUT and Timing Requirements	333
Example SPI Master Mode (CKE = 0) Timing Diagram	339
Example SPI Master Mode (CKE = 1) Timing Diagram	340
Example SPI Mode Requirements (Master Mode, CKE = 0)	339
Example SPI Mode Requirements (Master Mode, CKE = 1)	340
Example SPI Mode Requirements (Slave Mode Timing (CKE = 0)	341
Example SPI Slave Mode Requirements (CKE = 1)	342
External Clock	332
External Clock Timing Requirements	332
I ² C Bus Data	343
I ² C Bus Data Requirements (Slave Mode)	344
I ² C Bus START/STOP Bits	343
I ² C Bus START/STOP Bits Requirements (Slave Mode)	343
Master SSP I ² C Bus Data Requirements	346
Master SSP I ² C Bus START/STOP Bits Requirements	345
Oscillator Start-up Timer (OST)	334
Parallel Slave Port (PSP)	338
Parallel Slave Port Requirements	338
PLL Clock	333
Power-up Timer (PWRT)	334
Reset	334
RESET, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements	335
SPI Slave Mode	341
SPI Slave Mode)	342
Timer0 and Timer1 External Clock	335
Timer0 and Timer1 External Clock Requirements	336
USART Synchronous Receive (Master/Slave)	347
USART Synchronous Transmission (Master/Slave)	347
USART Synchronous Transmission Requirements	347
Watchdog Timer (WDT)	334
Timing Parameter Symbology	330
TSTFSZ	313
TXSTA Register	
BRGH bit	175

PIC18FXX8

U

USART	
Asynchronous Mode	179
Reception	182
Transmission	180
Transmission (Back to Back)	180
Asynchronous Receiver	181
Asynchronous Transmitter	179
Baud Rate Generator (BRG)	175
Associated Registers with Baud Rate Generator	175
Baud Rate Error, Calculating	175
Baud Rate Formula	175
Baud Rates for Asynchronous Mode (BRGH = 0)	177
Baud Rates for Asynchronous Mode (BRGH = 1)	178
Baud Rates for Synchronous Mode	176
High Baud Rate Select (BRGH bit)	175
Sampling	175
Serial Port Enable (SPEN bit)	173
Setting Up 9-bit Mode with Address Detect	181
Synchronous Master Mode	183
Reception (Master Mode, SREN)	185
Timing Diagram, Synchronous Receive	347
Timing Diagram, Synchronous Transmission	347
Transmission	184
Transmission (Through TXEN)	184
Synchronous Master Reception	185
Synchronous Master Transmission	183
Synchronous Slave Mode	186
Synchronous Slave Reception	186, 187
Synchronous Slave Transmission	187
Synchronous Slave Transmit	186
USART Asynchronous Reception	182
USART Asynchronous Transmission	180

V

Voltage Reference Specifications	329
----------------------------------	-----

W

Wake-up from SLEEP	255, 266
Timing Diagram	267
Using Interrupts	267
Watchdog Timer (WDT)	255, 264
Associated Registers Summary	265
Block Diagram	265
Control Register	264
Postscaler	265
Programming Considerations	66, 264
RC Oscillator	264
Time-out Period	264
Timing Diagram	334
Waveform for Slave Mode General Call Address Sequence	156
WCOL	160, 162, 165
WCOL Status Flag	160, 162, 165
WDT	264
WWW, On-Line Support	5

X

XORLW	313
XORWF	314

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

<ftp://ftp.microchip.com>

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

013001

PIC18FXX8

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To: Technical Publications Manager Total Pages Sent
RE: Reader Response
From: Name _____
Company _____
Address _____
City / State / ZIP / Country _____
Telephone: (_____) _____ - _____ FAX: (_____) _____ - _____

Application (optional):

Would you like a reply? ___Y ___N

Device: **PIC18FXX8** Literature Number: **DS41159A**

Questions:

1. What are the best features of this document?

2. How does this document meet your hardware and software development needs?

3. Do you find the organization of this data sheet easy to follow? If not, why?

4. What additions to the data sheet do you think would enhance the structure and subject?

5. What deletions from the data sheet could be made without affecting the overall usefulness?

6. Is there any incorrect or misleading information (what and where)?

7. How would you improve this document?

8. How would you improve our software, systems, and silicon products?

PIC18FXX8 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery refer to the factory or the listed sales office

PART NO.	X	XX	XXX
Device	Temperature Range	Package	Pattern
Device	PIC18F248/258 ⁽¹⁾ , PIC18F448/458 ⁽¹⁾ , PIC18F248/258T ⁽²⁾ , PIC18F448/458T ⁽²⁾ ; V _{DD} range 4.2V to 5.5V PIC18LF248/258 ⁽¹⁾ , PIC18LF448/458 ⁽¹⁾ , PIC18LF248/258T ⁽²⁾ , PIC18LF448/458T ⁽²⁾ ; V _{DD} range 2.0V to 5.5V		
Temperature Range	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)		
Package	PT = TQFP (Thin Quad Flatpack) L = PLCC SO = SOIC SP = Skinny plastic DIP P = PDIP		
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)		

Examples:

a) PIC18LF258 - I/L 301 = Industrial temp., PLCC package, Extended V_{DD} limits, QTP pattern #301.

b) PIC18LF458 - I/PT = Industrial temp., TQFP package, Extended V_{DD} limits.

c) PIC18F258 - E/L = Extended temp., PLCC package, normal V_{DD} limits.

Note 1: F = Standard Voltage Range
 LF = Wide Voltage Range

2: T = in tape and reel PLCC, and TQFP packages only..

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

PIC18FXX8

NOTES:

NOTES:

PIC18FXX8

NOTES:

NOTES:



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: <http://www.microchip.com>

Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Austin - Analog

13740 North Highway 183
Building J, Suite 4
Austin, TX 78750
Tel: 512-257-3370 Fax: 512-257-8526

Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3848 Fax: 978-692-3821

Boston - Analog

Unit A-8-1 Millbrook Tarry Condominium
97 Lowell Road
Concord, MA 01742
Tel: 978-371-6400 Fax: 978-371-0050

Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Two Prestige Place, Suite 130
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada
Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd
Suite 22, 41 Rawson Street
Epping 2121, NSW
Australia
Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Microchip Technology Consulting (Shanghai)
Co., Ltd., Beijing Liaison Office
Unit 915
Bei Hai Wan Tai Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Microchip Technology Consulting (Shanghai)
Co., Ltd., Chengdu Liaison Office
Rm. 2401, 24th Floor,
Ming Xing Financial Tower
No. 88 TIDU Street
Chengdu 610016, China
Tel: 86-28-6766200 Fax: 86-28-6766599

China - Fuzhou

Microchip Technology Consulting (Shanghai)
Co., Ltd., Fuzhou Liaison Office
Rm. 531, North Building
Fujian Foreign Trade Center Hotel
73 Wusi Road
Fuzhou 350001, China
Tel: 86-591-7557563 Fax: 86-591-7557572

China - Shanghai

Microchip Technology Consulting (Shanghai)
Co., Ltd.
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai)
Co., Ltd., Shenzhen Liaison Office
Rm. 1315, 13/F, Shenzhen Kerry Centre,
Renminnan Lu
Shenzhen 518001, China
Tel: 86-755-2350361 Fax: 86-755-2366086

Hong Kong

Microchip Technology Hongkong Ltd.
Unit 901-6, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaughnessy Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea 135-882
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan

Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup hof 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-63-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Germany - Analog

Lochamer Strasse 13
D-82152 Martinsried, Germany
Tel: 49-89-895650-0 Fax: 49-89-895650-22

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5869 Fax: 44-118 921-5820

08/01/01



Asia/Pacific

Australia	61 2 9868 6733
China-Beijing	86 10 85282100
China-Chengdu	86 28 6766200
China-Fuzhou	86 591 7557563
China-Shanghai	86 21 6275 5700
China-Shenzhen	86 755 2350361
Hong Kong	852 2401 1200
India	91 80 2290061
Japan	81 45 471 6166
Korea	82 2 554 7200
Singapore	65 334 8870
Taiwan	886 2 2717 7175

Americas

Atlanta	(770) 640-0034
Austin-Analog	(512) 257-3370
Boston	(978) 692-3848
Boston-Analog	(978) 371-6400
Chicago	(630) 285-0071
Dallas	(972) 818-7423
Dayton	(937) 291-1654
Detroit	(248) 538-2250
Los Angeles	(949) 263-1888
New York	(631) 273-5305
San Jose	(408) 436-7950
Toronto	(905) 673-0699

Europe

Denmark	45 4420 9895
France	33 1 69 53 63 20
Germany	49 89 627 144 0
Germany-Analog	49 89 895650 0
Italy	39 039 65791 1
United Kingdom	44 118 921 5869

As of 08/01/01

Microchip Technology Inc. • 2355 W. Chandler Blvd. • Chandler, AZ 85224-6199 • 480.792.7200 • FAX 480.792.7277
Web Address: www.microchip.com • Technical Support: 480.792.7627

© 2001, Microchip Technology Inc. Printed in the U.S.A. 8/01 DS41159A 5K



Printed on recycled paper.

